# DataGeneral

# Technicai Reference

# TYPE 4060 ASYNCHRONOUS MULTIPLEXOR

014-000004-04

# Technical Reference

# TYPE 4060 ASYNCHRONOUS MULTIPLEXOR

014-000004-04

The Data General 4060 Asynchronous Multiplexor System enables any Nova-line computer to communicate with and control terminal devices over a variety of communications facilities. The modularity of the 4060 hardware permits simple system expansion, the addition of new features, or the addition of special purpose equipment as the need arises. The 4060 series is supported by software driver package under both RTOS and RDOS.

rdering No. 014-000004 Data General Corporation 1972, 1973 Il Rights Reserved. rinted in the United States of America ev. 04, March 1973

## NOTICE

Data General Corporation (DGC) has prepared this manual for use by DGC personnel and customers as a guide to the proper installation, operation, and maintenance of DGC equipment and software. The drawings and specifications contained herein are the property of DGC and shall neither be reproduced in whole or in part without DGC prior written approval nor be implied to grant any license to make, use, or sell equipment manufactured in accordance herewith.

DGC reserves the right to make changes without notice in the specifications and materials contained herein and shall not be responsible for any damages (including consequential) caused by reliance on the materials presented, including but not limited to typographical or arithmetic errors, company policy and pricing information. The information contained herein on DGC software is summary in nature. More detailed information on DGC software is available in current released publications.

NOVA, SUPERNOVA and NOVADISC are registered trademarks of Data General Corporation, Southboro, Mass.

ECLIPSE is a trademark of Data General Corporation. Southboro, Mass.

# TABLE OF CONTENTS

# SECTION

0	Introduction
1	Operation and Specification - General
2	RDOS/RTOS Software Handler
3	Physical Level Programming
4	Installation and Cabling
5	Theory of Operation

.

#### SECTION 0

#### INTRODUCTION

The Data General 4060 Asynchronous Multiplexor System enables any Nova-line computer to communicate with and control terminal devices over a variety of communications facilities. A system is configured from a number of essential and optional subsystems which allow the system characteristics to be adjusted to match the anticipated usage. The modularity of the 4060 hardware permits simple system expansion, the addition of new features, or the addition of special purpose equipment as the need arises. Only asynchronous communication is supported by the multiplexor; the types 4015, 4073, and 4074 communication controllers are available for synchronous or bisynchronous communication. The type 4073 and 4074 can be intermixed with the 4060 series, allowing for one software system responding to a single device code.

The 4060 multiplexor system is unique in that all circuitry required for the multiplexing function is distributed on interface card subsystems each handling four lines. There is no common control circuitry. Each four-line interface card is self-contained; it includes all the circuitry necessary to receive, transmit, and buffer characters for four lines. From 1 to 16 cards serving 4 to 64 lines operate together as a multiplexing system. Such modularity not only minimizes overhead costs for smaller configurations but also localizes most failures to a small group of lines. A single four-line card is a convenient controller for up to four teletypes or higher speed visual display terminals connected locally.

Complete hardware assembly/disassembly and buffering of characters is provided. The software device handler is interrupted only when a new character must be supplied to or accepted from the multiplexor.

The modularity of the 4060 hardware allows, in groups of four lines:

- a) Several distinct communications line speeds in a single system (up to 9600 baud).
- b) Several transmission codes in a single system (5,6,7, and 8 level with 1, 1<sup>1</sup>/<sub>2</sub>, or 2 stop bits).
- c) Easy system expansion from a minimum of four lines to a maximum of 64.
- d) Direct (current loop) connection, modem (data set) interface, or modem control for automatic answer.

- e) Hardware character assembly/disassembly with full character buffering.
- f) Full duplex operation.
- g) Four complete line interfaces on each standard Nova-Line subassembly card.

#### SECTION 1

#### **OPERATION AND SPECIFICATION - GENERAL**

In communicating with the terminal or data set, the multiplexor hardware performs all character assembly and disassembly into the serial bit streams required. Start and stop bits are inserted on transmission and stripped out on reception. Character buffering is provided on both reception and transmission so that the program has a full character time to respond without losing input data or reducing transmission rate.

The multiplexor system is flexible in line capacity, transmission code, and line speed. It can accommodate from four to 64 full duplex lines, in multiples of four, at speeds including 9600 baud. The transmission code structure (character size and number of stop bits) and line speeds are selectable by the user so that an installation can be reconfigured with minimal hardware change. Requirements for spare parts are minimal.

A number of four-line receiver/transmitter cards appear as if they were a single I/O device connected to the computer under a single device code. On reception, an I/O instruction reads words containing the line number in the left half and a character in the right. At the completion of transmission of a character, an  $I/\tilde{O}$  instruction reads a similar word containing the line number indicating that a character has been transmitted; the program responds by outputting a word containing the appropriate line number and new character. Multiplexing occurs since the I/O instruction to read a line number/character word and control information always effects only one line on one of the several cards. The choice of which of several cards is made automatically by the hardware in priority order, lower line numbers having the higher priority.

At the maximum data rate of the multiplexor system (64 lines each operating at 9600 baud) over 60,000 characters are each received and transmitted every second. Such a data rate allows only 8 microseconds for processing each character; this is inadequate except for trivial operations. Most configurations, however, do not require asynchronous communications at rates exceeding 1200 baud as this rate is currently a standard for the higher speed asynchronous modems and display terminals. At this lower rate, a more generous amount of processing time is available for each character.

Synchronous communications, using the Data General Type 4015 communications controller which operates through the direct memory access data channel, is more common at speeds of 2400 baud and above for which high performance synchronous modems are available.

Four-line cards physically mounted closer to the processor along the I/O bus have a higher priority in obtaining the processor's attention. Thus, in a system with mixed baud rates, the higher speed lines should be assigned to lower line numbers.

#### MODELS

Each four-line asynchronous receiver/transmitter card is available in several models. The Type 4060 and 4061 each provide interfacing to four 20 milliampere teletypes. Type 4062 and 4063 provide interfacing to four EIA Type lines either for use with local Teletypes Model 37, Bell System 103-type data sets (modems) or equivalent equipped for manual answer or used on a dedicated line, or other terminal devices with the EIA type interface. The transmitter circuitry examines the Clear to Send signal (Circuit CB) and will not begin transmission of a character unless that control signal is true.

The 4060 and 4062 models come equipped with four individual connectors (9-pin for 800/1200/1230, 50-pin paddle board for 1210/1220/820 series processors) for direct connection of terminal devices or for connection to manual answer modems. The 4061 and 4063 models are provided with a connector arrangement which allows use of the 4050 or 4051 junction panel on 800/ 1200/1230 and 4083 on 1210/1220/820 series which is described more fully in the cabling section.

		EIA INTERFACE CIRCUITRY				
MODEL		INDIVIDUAL CONNECTORS	DISTRIBUTION BOX			
800/ 1200/	Interface Model	4062	4063			
1230	Conn. or Distribu- tion Box Model No.	4-9 Pin Conn.	4051			
820 1210	Interface Model	4062	4063			
1220	Conn. or Distribu- tion Box Model No.	50-Pin Paddle Board	4082			

		TTY INTERFACE CIRCUITRY				
MODEL		INDIVIDUAL CONNECTORS	DISTRIBUTION BOX			
800/ 1200/ 1230	Interface Model	4060	4061			
	Conn. or Distribu- tion Box Model No.	4-9 Pin Conn.	4050			
820 1210 1220	Interface Model	4060	4061			
	Conn. or Distribu- tion Box Model No.	50-Pin Paddle Board	4082			

#### SECTION 2

#### RTOS/RDOS SOFTWARE DRIVER

In order to provide a 4060 series communication system which requires the minimal amount of user-program involvement, a device handler was programmed and incorporated in both the Real Time Operating System (RTOS), and the Real Time Disc Operating System (RDOS).

Real Time Operating System is a compatible subset of RDOS. In applications not requiring program overlaying or file naming, it is a flexible, modular interface to user programs in either real-time or off-line environments. Multitasking, timer control, and I/O transfers are handled by simple task and system calls to RTOS. Standard Data General peripherals are supported.

Real Time Disc Operating System is a modular, multitask synchronization and communication system. Tasks may exist in the single mode root program or in an overlay. RDOS operates with any Nova-line computer of 12K or larger memory, disc, real time clock, and Teletype.

RDOS is used in both the development and implementation of programs. It includes all the file capabilities normally available on disc operating systems, allowing the user to edit, assemble, execute, debug, compile, load-and-go, save, and delete files. Files are protected using system defined attributes. File directories are maintained on a fixed head disc and disc pack basis, where each disc pack can be removed from the system. Peripherals are treated as files, providing device independence by symbolic name. Files may be in sequential, random (indexed), and contiguous formats.

The I/O facility includes buffered I/O for ease of programming and unbuffered block transfers for real time applications. Error messages generated in real time can be spooled and output off-line. RDOS supports up to eight fixed head discs or magnetic tape drives, and up to four disc pack units, and all standard Data General peripherals.

Provisions are made for the full use of RTOS and RDOS multitasking capability. Under the initial 4060 series handler release, each line on a system must be dedicated to a separate task.

It is assumed that the reader of this document is sufficiently familiar with either/or RTOS-RDOS file structure and user calls. Refer to RTOS Manual 093-000056 and RDOS Manual 093-000075. Only those calls directly associated with the 4060 series handler will be discussed here.

#### FILENAME DEFINITION

In RTOS/RDOS each physical input/output device is referred to by some unique filename. In this case, each multiplexed line of the 4060 series corresponds to a filename of the form

OTY: X

where "X" is the multiplexor line number in the range 0 to 63.

#### OPENING A LINE

Before any reads or writes can occur, a filename or line must be logically connected to a channel number through use of an .OPEN call. The channel number is simply a means by which devices can be referenced in read and write calls without use of a specific file name. This call opens the line for reading or writing. ACO must contain a byte pointer pointing to the file name. ACl contains the "characteristic inhibit" mask. For each of the following bits set in the mask, the corresponding characteristic or function is inhibited:

BIT	MNEMONIC*	FUNCTION
10	DCKEY	Echo each input character during a read line.
7	DCPCK	Check for even parity on read line. Generate even parity on write line.
6	DCLAC	Transmit a line feed after each carriage re- turn during a read line or write line.

\*All mnemonics refer to user parameters defined on the RTOS/RDOS user parameter list.

EXAMPLE of User OPEN Sequence:

LDA 0,NMPTR LDA 1,MASK .SYSTEM			BYTE POIN BIT MASK	NTER
.OPEN 2 ERROR RETURN NORMAL RETURN	;2	IS	CHANNEL	NUMBER
•				

NMPTR	:.+1*2	
	.TXT*QTY:5*	;FOR LINE 5
MASK:	DCPCK	; INHIBIT PARITY CHECKS

If the error return were taken, AC2 must be examined for one of the following conditions:

<u>AC2</u>	MNEMONIC	MEANING
0 1 12 21	ERFNO ERFNM ERDLE ERUFT	Illegal channel number. Illegal filename. File does not exit. Attempt to use channel already in use.

#### CLOSING A LINE

After use, the line must be closed to release the channel assigned to it.

EXAMPLE of Close Sequence:

.SYSTEM .CLOSE 2;Channel 2 ERROR RETURN NORMAL RETURN

If the error return were taken, AC2 must be examined for one of the following conditions:

AC2	MNEMONIC	MEANING
0	ERFNO	Illegal channel number
15	ERFOP	Attempt to reference a
		channel not in use.

#### READING AND WRITING DATA

#### GENERAL INFORMATION

In a multitask system such as RDOS, it is possible for the user to do simultaneous reading and writing on one or several 4060 lines through use of the standard input/output calls. The following rules must be noted:

> 1) No input/output buffering is done within the 4060 driver programs. The read or write call specifies the buffer area to be used. Any data received before a read call for the line is made will be lost.

- Control is not returned to the calling task until the read or write is completed, that is, all data have been transmitted.
- 3) Simultaneous reads or writes can be achieved through the creation of a task controlling each line. Simultaneous reading and writing on a given line (full duplex operation) is possible and requires the use of two tasks, one for input and another for output. In full duplex operation, the echo return and line feed insertion features must be inhibited.

#### READ A LINE

This command causes an ASCII type line to be read. ACO contains a byte pointer to the starting byte address of the buffer where the data is to be read.

Reading will terminate normally after transmitting either a carriage return, or a form feed to the user. Reading will terminate abnormally after transmission of 132 (decimal) characters without detecting a carriage return or a form feed, upon detection of a parity error, or upon end-of-file (ASCII Sub-Control Z). In all cases, the byte count read will be returned in ACl. If the read is terminated because of a parity error, the character having incorrect parity will be stored (high order bit zero) as the last character read. All characters received will be passed to the user, including NULL's, line feeds, and deletes.

EXAMPLE of Read Sequence:

LDA 0,BPTR .SYSTEM .RDL 2 ;READ CHANNEL 2 ERROR RETURN NORMAL RETURN

BPTR: .+1\*2 BUF: .BLK 66.

:

If the error return were taken, AC2 must be examined for one of the following possible conditions:

MNEMONIC MEANING

ACZ	<u>MILLION I C</u>	<u>MEANING</u>
0	ERFNO	Illegal Channel Number.
6	EREOF	End of File.
15	ERFOP	Attempt tc reference a file
		not opened.
22	ERLLI	Line limit (132 characters)
		exceeded.
24	ERPAR	Parity Error.
26	ERMEM	Attempt to use illegal
		memory address.
47	ERSIM	Attempt to read a line
		already reading.

#### READ SEQUENTIAL

Sequential mode transmits data exactly as read from the file. ACO must contain a byte pointer to the starting byte address of the buffer where the data is to be read. There is no end of file code or timeout, and parity bits are not checked.

EXAMPLE of Read Sequential Sequence:

LDA 0,BPTR ;GET BYTE POINTER LDA 1,COUNT ;DATA COUNT .SYSTEM .RDS 2 ;READ CHANNEL 2 ERROR RETURN NORMAL RETURN

If the error return were taken, AC2 must be examined for one of the following possible conditions:

ACZ FINDRONIC FIDANING	AC2	MNEMONIC	MEANING
------------------------	-----	----------	---------

0	ERFNO ERFOP	Illegal channel number. Attempt to reference a file
	2112 01	not opened.
26	ERMEM	Attempt to use illegal memory address.
47	ERSIM	Simultaneous reads on same line.

#### WRITE A LINE SEQUENCE

MNEMONIC

ACO must contain a byte pointer to the starting byte address of the buffer where the data can be found.

Writing will terminate normally upon writing of a null, a carriage return, or a form feed, and abnormally after transmission of 132 (decimal characters) without detection of a carriage return, a null, or a form feed. In all cases, ACl will contain, upon termination, the number of bytes written from the user area to complete the request.

EXAMPLE of Write a Line Sequence:

LDA	0,BPTR	;GET	ВУ	TE	POINT	ΓER
.SYST	EM					
.WRL	2	;WRI1	ΓE	CHA	ANNEL	2
ERROR	RETURN					
NORMA	L RETURN					

If an error return were taken, AC2 must be interrogated for one of the following possible conditions:

MEANING

AC2

## WRITE SEQUENTIAL SEQUENCE

This command writes data exactly as it is found in the user area. ACO must contain a byte pointer to the starting byte address of the buffer where the data can be found.

EXAMPLE of Write Sequential Sequence:

LDA 0,BPTR ;GET BYTE POINTER LDA 1,COUNT ;GET BYTE COUNT .SYSTEM ;WRITE CHANNEL 2 .WRS 2 ERROR RETURN NORMAL RETURN

If an error return were taken, AC2 must be interrogated for one of the following possible conditions:

AC2	MNEMONIC	MEANING

0	ERFNO	Illegal channel number.
15	ERFOP	File not open.
47	ERSIM	Simultaneous writes on same line.

#### SECTION 3

#### PHYSICAL LEVEL PROGRAMMING

A receiver indicator (RI) and a transmit indicator (TI) are associated with each line. The receive indicator is set when a character has been assembled from the serial input stream; it is cleared under program control. The transmit indicator is set whenever the line unit circuitry has accepted a character for transmission and is ready to accept another. I/O reset clears all transmit character - The character just received on the and receive indicators. Since the transmitter circuitry includes double buffering, the transmit indicator is set almost immediately after accepting the first character following a long idle period. At maximum transmission rate, the transmit indicator is set once per character time; it is cleared under program control.

The four line receiver/transmitter cards contain conventional DONE flags for interface to a Nova-line I/O bus. These are logically ORed together to get a system DONE (QTY DONE). To the programmer, QTY DONE appears set if any input lines have completely assembled characters ready for reading by the character - The character to be transmitted; processor (some RI=1) or if any output lines right justified in the byte if have transmitted characters and can accept new characters (some TI=1).

The DIAC instruction, which reads input characters and line control information also clears the receiver indicator of the line just read. Upon issuance of DIAC AC QTY, QTY DONE will be cleared if there are no other lines with data to be read and if all transmit indicators (for all lines) are 0. If there are additional lines to be read or character completions which need be handled, QTY DONE will remain set.

The DOA AC, QTY instruction, which supplies a character for output on a selected line, also clears the transmit indicator for that line. If no new character is to be outputted, the DOB AC, QTY instruction may be used to clear the transmit indicator without sending a new character. While DOA or DOB clears the transmit indicator for a line, they will clear QTY DONE only if there are no other lines on which transmission has completed and if no receivers have assembled characters for the processor to read. The S-pulse is not microcoded as a part of an instruction.

The QTY BUSY flag is set whenever output is occuring on any of the lines. It clears when all characters on all lines awaiting transmission have been sent.

IO INSTRUCTIONS

DIAC AC, QTY reads the following word:

012		78		15
R T	line		Champeter	
ΙI	TTUG		Character	

- RI Receive indicator -- a character has been assembled and appears in bits 8-15, right justified.
- TI Transmit indicator -- a character previously sent to the transmitter has been accepted for transmission and a new character may be sent.
- line The line number to which the indicators apply.
  - indicated line if RI is set; undefined if RI is not set.
  - DOA AC, QTY assumes the following word in an accumulator:

0	1	2		7	8		15
			line			character	

- line The line number on which the character is to be transmitted and for which the transmit indicator is to be cleared. Bits 0 and 1 are ignored.
- right justified in the byte if less than 8 bits.
  - DOB AC, QTY assumes the following word in an accumulator:

0	1	2		7	8	15
			line			

line - The line number (0,1,2 or 3 for a single card system) for which the transmit indicator is to be cleared. Bits 0,1, and 8 through 15 are ignored.

DIA AC, MDM

senses the state of the Ring Indicator signal from 16 lines. AC bit 0 in the logical zero state indicates that line 0 is ringing; AC bit 15 in the logical zero state indicates that line 15 is ringing, etc.

senses the state of the

16 lines. A logical one

Data Set Ready signal from

indicates that the data set

DIB AC, MDM

DOA AC, MDM

controls the state of the Data Terminal Ready signal to each of 16 lines. A logical zero in any bit makes the corresponding line ready.

is ready.

#### MODEM CONTROL

In order to use a four-line receiver/transmitter card with Bell System 103 Type data sets (modems) or equivalent equipped for automatic answer, additional modem control circuitry is required. This circuitry is not required on lines with manual answer or for dedicated (leased) lines. The control may be provided using the type 4026 interface subassembly with one type 4027 interface for each group of four lines controlled. The 4027 interface provides control of the Data Terminal Ready (Circuit CD) and permits detection of the Ring Indicator (Circuit CE) and Data Set Ready (Circuit CC). Note that the Clear to Send signal and the Carrier Detector signal (Circuit CF) carry identical signals in normal 103 type modem operation; these are examined by the 4062 or 4063 transmitter circuitry. A maximum of four 4027 interfaces can be supplied with each 4026 interface subassembly, which is sufficient to service 16 lines. The required hardware configuration for automatic answer includes: 1) a 4063 multiplexor and a 4027 interface for each group of four or fewer lines and 2) a 4051 junction panel, two 4052A cable assemblies, and a 4026 interface subassembly for each group of 16 lines or less. The purchase order must note that the 4026 is for use as modem control with a 4063 multiplexor system.

In order to use the four-line receiver/transmitter card with Bell System 202 Type data sets (modems) or equivalent equipped for automatic answer on a two wire (half duplex) line or in a multipoint network, control circuitry in addition to that described above is required. A second type 4027 interface is required for each group of four lines so configured. Control is provided for Request to Send and detection facility is provided for Data Carrier and Clear to Send.

#### SECTION 4

#### INSTALLATION AND CABLING

#### CODE SELECTION

A number of transmission codes can be accommodated. Jumpers on the card are used to select line speed, level (number of data bits), and either 1,  $l_2^{1}$ , or 2 units of stop code. All models are shipped configured for ll unit, 8 level code at ll0 baud; they must be customized by the user for his particular needs.  $l_2^{1}$  unit stop code operation is available only with 5 level code (Baudot).

The user can alter the jumper pattern to suit his needs. Select code structure level and units as follows:

			Jumpe	rs Installed
Level	Units	Example	Level	Stop
5	7½	TTY 28		W17,W28
6	8		W13	W17,W29
	9		W13	W17,W18,W29
7	9	IBM 2741	W12	W16,W18,W29
	10		Wl2	W15,W16,W18,W29
8	10	TTY 37	W12,W13	W15,W16,W19,W29
	11	TTY 33	W12,W13	W14,W15,W16,W19,
		or 35		W29

Jumpers on the card also determine the four most significant line number address bits. In a system with multiple cards, the card physically mounted closest to the processor card must contain line number group 0 to 3. Line numbers increase as cards are installed further along the I/O bus. Cards are supplied to respond as group 0-3 when ordered individually; when supplied in a system, they are assigned to sequential groups.

Group	Jumpers Installed
$\begin{array}{c} 0-3\\ 4-7\\ 8-11\\ 12-15\\ 16-19\\ 20-23\\ 24-27\\ 28-31\\ 32-35\\ 36-39\\ 40-43\\ 44-47\\ 48-51\\ 52-55\\ 56-59\\ \end{array}$	W20,W21,W22,W23 W20,W21,W22 W21,W22,W23 W21,W22 W20,W21,W23 W20,W21 W21,W23 W21 W20,W22,W23 W20,W22 W22,W23 W22 W20,W23 W20 W23
60-63	(None)

The line speed is derived from a precision 76.8KC oscillator by the choice of jumpers in a frequency divider chain. Accuracy of the derived frequency is better than .6 of 1%. For frequencies other than those listed above or for more precise control of the frequency, order clock option 4064 and specify the desired baud rate. The crystal frequency will be chosen to be 128 times the baud rate.

....

Jumpers Installed
W1,W2,W3,W4,W6,W7,W8 W2,W3,W6,W8 W2,W3,W6 W1,W2,W3,W4,W7,W8 W1,W2,W3,W4,W7,W8 W1,W2,W3,W4,W8 W1,W2,W3,W4 W2,W3,W4 W3,W4
W4 (None)

4064

W1,W2,W3,W4 (Clock Option)

In order to establish a priority order among the several cards in a system, wiring like the INTP wiring on the back panel is required. Connect pin A91 of each four-line card to pin A92 of the next successive fourline card and along the bus.

The installation and cabling scheme is considerably different between the 800/1200 and 1210/1220/820 processor, and therefore will be separated in this document.

## 800/1200 PROCESSORS

For systems containing only a single card (four lines), individual 9-pin connectors are usually provided on the back of the computer chassis. (See Figure 1). Order Model 4060 or 4062.

A Type 4050 or 4051 junction panel is normally used to interconnect the individual cables from a number of teletypes or data sets (modems) to the multiplexor. Requiring 1-3/4 inches of rack space, the panel contains 16 connectors (4050: 9-pin connectors for Teletype; 4051: 19-pin connectors for data sets (modems)) for attaching the devices and 1 or 2 connectors for connection to the multiplexor and optional automatic answer facility (using 4052 cables). Order Model 4061 or 4063.

In mixed systems (eg; 8 data sets and 4 local Teletypes), the data set (modem) version of the junction panel must be ordered, together with adapter cables which convert the 19-pin connectors to 9 pins for the teletypes. Refer to Example 1 for a sample configuration.

#### 1210/1220/820

For systems requiring up to 16 lines on a 4 slot processor, and up to 32 lines on a 10 slot, the connectors are usually locatable directly on the processor using 1 or 2 4083 16-line connector assemblies. The 4063 EIA and/or 4061 TTY interfaces are used for this configuration. Refer to Example 2 for a sample configuration.

For configurations requiring more connections than allowed according to the above rules or systems where the customer wants a remote connection panel, 50-pin paddle boards are provided. Each of these 50-pin connectors have connections for all of the data leads associated with 1-4060 or 4062 board. Refer to Example 3 for a sample configuration.

#### MAINTENANCE

A combined diagnostic and reliability test program (tape 095-000073, listing 096-000040) is available for maintenance of a 4060 system. The reliability portion of the test is run to insure satisfactory overall system operation; the diagnostic test is run to localize failures on a board to the failing circuitry. Test plugs are normally used to replace the terminals while tests are run. If the system includes data sets, these often provide a loop-back test mode which performs the same function as the test plug.

#### EXAMPLE 1:

For 1200/800 type processors. See Figure 2 for diagram of this example.

A typical Nova 1200 computer based communication system with 12 lines attached to 103 Bell System data sets (modems) with automatic answer and four local teletypes.

#### **REQUIRED:**


- 1 1200/800/1230 Type Nova Line computer plus core memory.
- 1 4061 four-line asynchronous receiver/transmitter equipped for 20 ma. TTY interface.
- 3 4063 four-line asynchronous receiver/transmitter equipped for EIA type interface.
- 1 4026 Interface subassembly
- 3 4027 EIA type interfaces
- 1 4051 Data set junction panel
- 2 4052A Cable for connecting one 4026 and the 4063-4061 combination to the 4051
- 4 1020A Connector adapters

**OPTIONAL:** 

- 12 1018A Interconnect cable for 4051 to 103 data set (modem)
- 4 4010A or 4010E 33 ASR Teletypes
- 4 1019A Extension cables for use
   with 4010.

# FIGURE 1


# TYPICAL 4 LINE CONFIGURATION



CONNECTORS

# FIGURE 2

TYPICAL 16 LINE 4060 SYSTEM (As given in configuration example #1)



4026 Subassembly with three 4027 Interfaces

#### EXAMPLE 2

For 1210,1220,820 processors using 4083 connector panel. (See Figure 4)

A typical computer based communication system with 12 lines attached to 103 Bell System data sets (modems) with automatic answer and four local Teletypes.

#### REQUIRED:

- 1 Any Nova-line computer plus core
   memory.
- 1 4061 four-line asynchornous receiver/transmitter equipped for 20 ma. TTY interface.
- 3 4063 four-line asynchronous receiver/transmitter equipped for EIA type interface.
- 1 4026 Interface subassembly
- 3 4027 EIA type interfaces
- 1 4083 Connector panel ordered as:

Description

#4083 - 16-LINE CONNECTOR

#### Line #

0 ls	st 4061 - TT	Y Interface	
	st 4061 - TT		
	st 4061 - TT		
3 19	st 4061 - TT		
		EIA w/Modem	Control
		Interface	concror
5 ls	t 4063/4026		Control
		Interface	concror
6 ls	+ 4063/4026	EIA w/Modem	Control
· 10	1003/1020	Interface	concror
7 ls	t 4063/4026		Control
		Interface	concror
8 2n	d 4063/4026		Control
		Interface	concror
9 2n	d 4063/4026	EIA w/Modem	Control
	.a 1000, 1020	Interface	concror
10 2n	d 4063/4026		Control
		Interface	concror
11 2n	d 4063/4026	EIA w/Modem	Control
		Interface	concror
12 3r	d 4063/4026	EIA w/Modem	Control
		Interface	00110101
13 3r	d 4063/4026		Control
		Interface	concror
14 3r	d 4063/4026	EIA w/Modem	Control
	,	Interface	
15 3r	d 4063/4026		Control
		Interface	

#### OPTIONAL:

- 12 1049-C Interconnecting cables from 4083 to Modem
- 4 1019-G Extension cables for use with 4010
- 4 4010A or 4010E 33 ASR Teletypes

#### EXAMPLE 3

For 1210,1220,820 processors using 50-pin paddle board connectors.

#### CONFIGURATION EXAMPLE

A typical computer based communication system with 12 lines attached to 103 Bell System data sets (modems) with automatic answer and four local Teletypes.\* No external cable is available from Data General to interface an Auto Answer Modem to 50-pin paddle boards. No internal cross wiring is done between the 4063's and the 4026/27 Modem Control. See Figure 3 for graphic presentation of this example.

#### REQUIRED:


- 1 Any Nova-line computer plus core memory
- 1 4061 four-line asynchronous receiver/transmitter equipped for 20 ma. TTY interface.
- 3 4063 four-line asynchronous receiver/transmitter equipped for EIA type interface
- 1 4026 Interface subassembly
- 3 4027 EIA type interfaces

#### **OPTIONAL:**

- 4 1019B Extension cables for use with 4010
- 4 4010A or 4010E 33ASR Teletypes
- \* (See Figure 4)

#### FIGURE 3

Typical 16 line system for 1210,1220, 820 system processors -- As given in Example 3.






Figure 4 Sketch of the Nova 1220 & 820 Cabling Scheme. The 1210 Cabling is similiar, except it has half the capacity for connectors. Note that the 4083 Connector Panel is physically attached to the Processor.

#### SECTION 5

#### THEORY OF OPERATION

Each four-line card contains five major sections including:

- a) Interface to computer I/O system.
- b) Interface circuitry (either 20 ma. loop or EIA) to match the TTL logic circuitry to the communications lines.
- c) Clock oscillator and divider chain.
- d) Four buffered serial to parallel receivers.
- e) Four buffered parallel to serial transmitters.

The computer I/O interface circuitry performs few functions beyond decoding I/O instructions so that one of the receivers or transmitters on the card can respond appropriately. It provides priority chain logic which functions much like INTP IN/OUT so that only one card responds to I/O instructions at any time. The clock circuitry is a straightforward oscillator and divider which provides a clock signal at eight times the baud rate.

The transmitter circuitry comprises a parallel buffer register and a shift register. When the buffer empties, a program interrupt is generated and a character is requested from the processor. When a character is outputted, it is first loaded into and held in the parallel register. At any integral number of bit times after the last stop bit of the previous character has begun, the serial register is available for loading from the parallel holding register. When loaded, a starting space is put on the line and the shift register is enabled to shift every bit time thereafter.

The end of a character is detected by examining the code pattern which was shifted into the transmitter as the character bits were outputted.

Operation of the receiver is the reverse of the transmitter. A serial bit stream is assembled in a shift register and then, fully assembled, it is loaded into a parallel holding register which, in turn, interfaces to the programmed I/O facility. The only complex part of the operation centers around synchronization of the receiver to the incoming bit stream. The line is examined for a space which, when detected, enables a divide-by-eight circuit. Should the line immediately return to the marking state, the space is ignored as extraneous noise. Should the line remain spacing for 1/2 bit time, the divide-byeight circuitry produces a clock signal in the center of each bit interval.

# TABLE 1

Wiring to connect four or fewer TTY lines to 9-pin Cannon connectors on 1200/800/1230 type processors:

FROM	SIGNAL NAME	BACK PANEL	
1	+5	3,4,97,98	
2	Reader Run/GND	1,2,99,100	
3	Received Data	A87,A88,A89,A90*	
4	Ground	1,2,99,100	1
5	(Not Used)		•
6	Ground	1,2,99,100	
7	Transmitted Data	A85,A86,A83,A84*	
8	(Not Used)		
9	Ground	1,2,99,100	

\*Sockets 0-3 respectively.

#### TABLE 2

Wiring to connect four or fewer EIA dedicated lines to 19-pin Cannon connectors on 1200/800/1230 type processors.

# FROM SIGNAL NAME BACK PANEL 1 Ground 1,2,99,100 2 TX Data A85,A86,A83,A84\* 3 RC Data A87,A88,A89,A90\* 5 Clr. To Snd. A75,A77,A76,A78\*

\*Sockets 0-3 respectively.

#### TABLE 3

Wiring to connect 4061 TTY lines to 13-pin connector on 4083.

FROM	SIGNAL NAME	BACK PANEL
1 2	Data Out Ground	A85,A86,A83,A84* 99
4 8	RDR/RN (6 round) +5	1,2,99,100
° 9	+5 Ground	3,4,97,98 99
11	Rec. Data	A87,A88,A89,A90*
12	Ground	99

\*Sockets 0-3 respectively.

TABLE 4	FROM 4083		TO BACK PANEL
Wiring to connect 4063 EI connectors on 4083. Table is 4026/4027 modem control option	A to 13-pin shown with 402 Cl-6 . If option C2-6	GND Clear to Send 0 Clear to Send 1	A75 lst 4060 Slot A77 lst 4060 Slot A76 lst 4060 Slot
is not included, pin 5 of each connector is strapped to proce		Clear to Send 2 Clear to Send 3 Clear to Send 4	A78 lst 4060 Slot A75 2nd 4060 Slot
FROM <u>NAME OF SIGNAL</u> <u>TO B</u> 4083 GND A99	<u>ACK PANEL</u> CÓ-6 C7-6 C8-6	Clear to Send 5 Clear to Send 6 Clear to Send 7	A77 2nd 4060 Slot A76 2nd 4060 Slot A78 2nd 4060 Slot
Cl-2 Transmitted Data 0 A85 C2-2 Transmitted Data 1 A86	lst 4060 Slot C9-6 lst 4060 Slot C10-6 lst 4060 Slot C11-6	Clear to Send 8 Clear to Send 9 Clear to Send 10	A75 3rd 4060 Slot A77 3rd 4060 Slot A76 3rd 4060 Slot
C4-2 Transmitted Data 3 A84 C5-2 Transmitted Data 4 A85	lst 4060 Slot Cl2-6 2nd 4060 Slot Cl3-6	Clear to Send 11 Clear to Send 12 Clear to Send 13	A78 3rd 4060 Slot A75 4th 4060 Slot A77 4th 4060 Slot
C7-2 Transmitted Data 6 A83 C8-2 Transmitted Data 7 A84	2nd 4060 Slot C15-6 2nd 4060 Slot C16-6	Clear to Send 14 Clear to Send 15 Data Terminal Ready 0	A76 4th 4060 Slot A78 4th 4060 Slot B54 4026 Slot
Cl0-2 Transmitted Data 9 A86 Cl1-2 Transmitted Data 10 A83	3rd         4060         Slot         Cl-5           3rd         4060         Slot         C2-5           3rd         4060         Slot         C3-5	Data Terminal Ready l Data Terminal Ready 2	B51 4026 Slot B49 4026 Slot B48 4026 Slot
Cl3-2 Transmitted Data 12 A85 Cl4-2 Transmitted Data 13 A86	3rd 4060 SlotC4-54th 4060 SlotC5-54th 4060 SlotC6-5	Data Terminal Ready 3 Data Terminal Ready 4 Data Terminal Ready 5	B19 4026 Slot B15 4026 Slot B13 4026 Slot
Cl6-2 Transmitted Data 15 A84 Cl-ll Received Data 0 A87	4th4060SlotC7-54th4060SlotC8-51st4060SlotC9-5	Data Terminal Ready 6 Data Terminal Ready 7 Data Terminal Ready 8	Bll 4026 Slot B6 4026 Slot
C3-11 Received Data 2 A89	lst 4060 Slot Cl0-5 lst 4060 Slot Cl1-5 lst 4060 Slot Cl2-5	Data Terminal Ready 9 Data Terminal Ready 10 Data Terminal Ready 11	A92 4026 Slot A91 4026 Slot A90 4026 Slot
C6-ll Received Data 5 A88 2	2nd4060SlotCl3-52nd4060SlotCl4-52nd4060SlotCl5-5	Data Terminal Ready 12 Data Terminal Ready 13 Data Terminal Ready 14	A59 4026 Slot A57 4026 Slot A49 4026 Slot
C9-11 Received Data 8 A87	2nd         4060         Slot         C16-5           3rd         4060         Slot         C1-7           3rd         4060         Slot         C2-7	Data Terminal REady 15 Data Set Ready 0 Data Set Ready 1	A47 4026 Slot B27 4026 Slot B34 4026 Slot
Cll-ll Received Data 10 A89 Cl2-ll Received Data 11 A90	3rd4060SlotC3-73rd4060SlotC4-74th4060SlotC5-7	Data Set Ready 2 Data Set Ready 3 Data Set Ready 4	B31 4026 Slot B36 4026 Slot A85 4026 Slot
Cl4-ll Received Data 13 A88 A Cl5-ll Received Data 14 A89 A	4th         4060         Slot         C6-7           4th         4060         Slot         C7-7           4th         4060         Slot         C8-7	Data Set Ready 5 Data Set Ready 6 Data Set Ready 7	A84 4026 Slot A81 4026 Slot A83 4026 Slot
Cl-3 Ring Indicator 0 B69 C2-3 Ring Indicator 1 B67	4026         Slot         C9-7           4026         Slot         C10-7           4026         Slot         C11-7	Data Set Ready 8 Data Set Ready 9 Data Set Ready 10	A78 4026 Slot A79 4026 Slot A76 4026 Slot
C4-3 Ring Indicator 3 B52 A C5-3 Ring Indicator 4 B40 A	4026 Slot Cl2-7 4026 Slot Cl3-7	Data Set Ready 11 Data Set Ready 12 Data Set Ready 13	A77 4026 Slot A73 4026 Slot A71 <b>4</b> 026 Slot
C7-3 Ring Indicator 6 B25 4 C8-3 Ring Indicator 7 B23 4	4026         Slot         C14-7           4026         Slot         C15-7           4026         Slot         C16-7           4026         Slot         C16-7	Data Set Ready 14 Data Set Ready 15	A67 4026 Slot A69 4026 Slot
Cl0-3 Ring Indicator 9 A88 Cl1-3 Ring Indicator 10 A87	4026 Slot Cl,16, 4026 Slot Cl-16, 4026 Slot Cl-16,	GND Pin +5V	
Cl3-3 Ring Indicator 12 A75 Cl4-3 Ring Indicator 13 A65	4026 Slot 4026 Slot	12&8	
	4026 Slot 4026 Slot		

~

•

· . •

## TABLE 5

Wiring to connect TTY interface to 4050 junction box with 4052A cables, on 1200/800/ 1230 type processors.

FROM	NAME OF SIGNAL	TO BACK PANEL
1 2 3 4 5 6 2 8 7 8 8 9 0 1 1 1 1 2 1 2 1 2 1 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2	GND Recvd Data 0 Recvd Data 1 Recvd Data 2 Recvd Data 3 Recvd Data 3 Recvd Data 4 Recvd Data 5 Recvd Data 5 Recvd Data 7 Recvd Data 7 Recvd Data 9 Recvd Data 10 Recvd Data 10 Recvd Data 11 Recvd Data 12 Recvd Data 12 Recvd Data 13 Recvd Data 13 Recvd Data 15 Trans.Data 1 Trans.Data 1 Trans.Data 3 Trans.Data 3 Trans.Data 4 Trans.Data 5 Trans.Data 4 Trans.Data 7 Trans.Data 7 Trans.Data 8 Trans.Data 7 Trans.Data 8 Trans.Data 8 Trans.Data 9 Trans.Data 10 Trans.Data 10 Trans.Data 10 Trans.Data 11 Trans.Data 12 Trans.Data 12 Trans.Data 13 Trans.Data 14 Trans.Data 15 GND +5V	A99 A87 Slot N A88 Slot N A89 Slot N A90 Slot N A87 Slot N+1 A88 Slot N+1 A89 Slot N+1 A89 Slot N+1 A89 Slot N+2 A88 Slot N+2 A89 Slot N+2 A89 Slot N+2 A89 Slot N+2 A89 Slot N+3 A88 Slot N+3 A88 Slot N+3 A89 Slot N+3 A89 Slot N+3 A85 Slot N A86 Slot N A85 Slot N A85 Slot N+1 A85 Slot N+1 A85 Slot N+1 A85 Slot N+1 A85 Slot N+1 A85 Slot N+1 A85 Slot N+2 A83 Slot N+2 A85 Slot N+1 A85 Slot N+1 A85 Slot N+2 A85 Slot N+3 A84 Slot N+3 A84 Slot N+3 A83 Slot N+3 A84 Slot N+3 A85 Slot N+3 A84 Slot N+3 A84 Slot N+3 A85 Slot N+3 A84 Slot N+3 A85 Slot N+3 A8
		e de la companya de l

# TABLE 6


Wiring to connect 4063's and 4026/27 to 4051 junction box for 1200/800/1230 type processors.

# For connector 16 of 4051: NAME OF

FROM	NAME OF SIGNAL		TO BACK	PANEL
1	GND		A99	
2 3 v m	Recvd Data	0	A87 lst	4060 Slt.
	Recvd Data	1	A88 lst	4060 Slt.
4   <sup>170</sup> H	Recvd Data	2	A89 lst	4060 Slt.
3 4 5 6 7 8 1 8 9 7 8 1 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	Recvd Data	3	A90 lst	4060 Slt.
6 <u>ਮ</u> ੁੱੱ ਸੱ	Recvd Data	4	A87 2nd	4060 Slt.
8 2 9 5 rds 2 9 5 Boards 2 Boards 2 Boa	Recvd Data	5	A88 2nd	4060 Slt.
	Recvd Data	6	A89 2nd	4060 Slt.
m gi e	Recvd Data	7	A90 2nd	4060 Slt.
	Recvd Data	8	A87 3rd	4060 Slt.
11 4	Recvd Data	9	A88 3rd	4060 Slt.
12	Recvd Data	10	A89 3rd	4060 Slt.
13	Recvd Data	11	A90 3rd	4060 Slt.
14	Recvd Data	12	A87 4th	4060 Slt.
15	Recvd Data	13	A88 4th	4060 Slt.
16	Recvd Data	14	A89 4th	4060 Slt.
17 † 18 • • • .	Recvd Data	15	A90 4th	4060 Slt.
סיד ד ד דיס	Trans.Data	0	A85 lst	4060 Slt.
19 v m 20 v m	Trans.Data	1	A86 lst	4060 Slt.
21   14	Trans.Data	2 3	A83 lst	4060 Slt.
21 sparas 23 sparas 23 Boards 2 Boards	Trans.Data	4	A84 lst A85 2nd	4060 Slt.
22 <u> </u>	Trans.Data	4 5	A85 2nd A86 2nd	4060 Slt.
	Trans.Data	6	A86 2nd A83 2nd	4060 Slt. 4060 Slt.
	Trans.Data	7	A83 2nd A84 2nd	4060 S1t.
24 page 25 space 26 og	Trans.Data	8	A85 3rd	4060 Sit.
27 <sup>m</sup>	Trans.Data	9	A86 3rd	4060 S1t.
28 4	Trans.Data	10	A83 3rd	4060 SIt.
29	Trans.Data	11	A84 3rd	4060 Sit.
30	Trans.Data	12	A85 4th	4060 Slt.
31	Trans.Data	13	A86 4th	4060 Slt.
32	Trans.Data	14	A83 4th	4060 Slt.
33 🔹	Trans.Data	15	A84 4th	4060 Slt.
34	Ring Ind.	0	B69	4026 Slt.
35	Ring Ind.	1	В67	4026 Slt.
36	Ring Ind.	2	B53	4026 Slt.
37	Ring Ind.	3 .	B52	4026 Slt.
38	Ring Ind.	4	в40	4026 Slt.
39	Ring Ind.	5	в38	4026 Slt.
40	Ring Ind.	6	B25	4026 Slt.
41	Ring Ind.	7	B23	4026 Slt.
42	Ring Ind.	8	A89	4026 Slt.
43	Ring Ind.	9	88A	4026 Slt.
44	Ring Ind.	10	A87	4026 Slt.
45	Ring Ind.	11	A86	4026 Slt.
46	Ring Ind.	12	A75	4026 Slt.
47	Ring Ind.	13	A65	4026 Slt.
48	Ring Ind.	14	A63	4026 Slt.
49	Ring Ind.	15	A61	4026 Slt.
50 51	GND			,
52	GND +5V			
J2 -	VC+			

For connector 17 of 4051:

FROM	NAME	OF SIGNAL	TO BACK PANEI	
1 2 3 4 5 6 7 8 9 10 11 12 4 13 14 15 16 17 18 19 20 21 23 24 25 26 27 28 29 30 31 32 34 35 36	GND GND GND GND GND GND GND GND	to Send 0 to Send 1 to Send 2 to Send 3 to Send 4 to Send 5 to Send 6 to Send 7 to Send 7 to Send 8 to Send 9 to Send 10 to Send 11 to Send 12 to Send 13 to Send 14 to Send 17 Term. Rdy. Term. Rdy.	A75 1st 4060 A77 1st 4060 A76 1st 4060 A78 1st 4060 A78 1st 4060 A75 2nd 4060 A75 2nd 4060 A76 2nd 4060 A76 2nd 4060 A76 3rd 4060 A76 3rd 4060 A76 3rd 4060 A76 3rd 4060 A77 4060 A77 400 A76 400 A77 4026 slot B11 4026 slot B13 4026 slot B14 4026 slot B13 4026 slot B27 4026 slot B27 4026 slot B34 4026 slot	- slt. slt. slt. slt. slt. slt. slt. slt.
37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52	Data Data Data Data Data Data Data Data	Set Rdy. 3 Set Rdy. 4 Set Rdy. 5 Set Rdy. 6 Set Rdy. 7 Set Rdy. 8 Set Rdy. 9	B31 4026 slot B36 4026 slot A85 4026 slot A84 4026 slot A81 4026 slot A83 4026 slot A78 4026 slot A79 4026 slot A76 4026 slot A77 4026 slot A73 4026 slot A71 4026 slot	



15

• •

# READERS COMMENT FORM

# DOCUMENT TITLE:

Your comments, accompanied by answers to the following questions, help us improve the quality and usefulness of our publications. If your answer to a question is "no" or requires qualification, please explain.

## How did you use this publication?

- () As an introduction to the subject.
- () As an aid for advanced knowledge.
- () For information about operating procedures.
- () To instruct in a class.
- () As a student in a class.
- () As a reference manual.
- () Other.....

## Did you find the material:

- Useful......YES ( ) NO ( )
- Complete.....YES ( ) NO ( )
- Accurate...... YES () NO ()
- Well organized..... YES () NO ()
- Well written......YES () NO ()
- Well illustrated......YES () NO ()
- Well indexed..... YES ( ) NO ( )
- Easy to read..... YES () NO ()
- Easy to understand..... YES ( ) NO ( )

We would appreciate any other comments; please label each comment as an addition, deletion, change, or error and reference page numbers where applicable.

# COMMENTS

PAGE	COL	PARA	LINE	FROM	το
				· · · · · · · · · · · · · · · · · · ·	
					· · · · · · · · · · · · · · · · · · ·
					÷
_				· · · · · · · · · · · · · · · · · · ·	

## From:

NAME	TITLE	
FIRM	DIV	
ADDRESS		
CITY	STATE	ZIP
TELEPHONE	DATE	

# **Data General Corporation**

ENGINEERING PUBLICATIONS COMMENT FORM DG-00935

CUT ALONG DOTTED LINE

FOLD DOWN	FIRST	FOLD DOWN
NO POSTAGE STAMP NECESSARY IF MAILED IN THE		FIRST CLASS PERMIT NO. 26 SOUTHBORO MASS. 01772
Sout	<b>AtaGeneral</b> hboro, Massachusetts 01772 <b>TENTION: Engineering Public</b>	ations
FOLD UP	SECOND	FOLD UP
	STAPLE	

