1.DataGeneral

## DG

QUAD MUX

# Technical Reference <br> TYPE 4060 ASYNCHRONOUS MULTIPLEXOR 

014.000004 .04


#### Abstract

The Data General 4060 Asynchronous Multiplexor System enables any Nova-line computer to communicate with and control terminal devices over a variety of communications facilities. The modularity of the 4060 hardware permits simple system expansion, the addition of new features, or the addition of special purpose equipment as the need arises. The 4060 series is supported by software driver package under both RTOS and RDOS.


Ordering No. 014-000004
©Data General Corporation 1972, 1973
All Rights Reserved.
Printed in the United States of America Rev. 04, March 1973

## NOTICE

Data Gene:al Corporation (DGC) has prepared this manual for use by DGC personnel and customers as a guide to the proper installation, operation, and maintenance of DGC equipment and software. The drawings and specifications contained herein are the property of DGC and shall neither be reproduced in whole or in part without DGC prior written approval nor be implied to grant any license to make, use, or sell equipment manufactured in accordance herewith.

DGC reserves the right to make changes without notice in the specifications and materials contained terein and shall not be responsible for any damages (including consequential) caused by reliance on the materials presented, including but not limited to typographical or arithmetic errors, company policy and pricing information. The information contained herein on DG, $C$ software is summary in nature. More detailed information on DGC software is avalable in current released publications.

NOVA, SUPERNOVA and NOVADISC are registered trademarks of Data General Corporation. Southboro, Mass.

ECLIPSE is a trademark of Dato General Corporation. Southboro. Mass.

## TABLE OF CONTENTS

## SECTION

| 0 | Introduction |
| :--- | :--- |
| 1 | Operation and Specification - General |
| 2 | RDOS/RTOS Software Handler |
| 3 | Physical Level Programming |
| 4 | Installation and Cabling |
| 5 | Theory of Operation |

## SECTION 0

## INTRODUCTION

The Data General 4060 Asynchronous Multiplexor System enables any Nova-line computer to communicate with and control terminal devices over a variety of communications facilities. A system is configured from a number of essential and optional subsystems which allow the system characteristics to be adjusted to match the anticipated usage. The modularity of the 4060 hardware permits simple system expansion, the addition of new features, or the addition of special purpose equipment as the need arises. Only asynchronous communication is supported by the multiplexor; the types 4015, 4073, and 4074 communication controllers are available for synchronous or bisynchronous communication. The type 4073 and 4074 can be intermixed with the 4060 series, allowing for one software system responding to a single device code.

The 4060 multiplexor system is uniaue in that all circuitry required for the multiplexing function is distributed on interface card subsystems each handling four lines. There is no common control circuitry. Each four-line interface card is self-contained; it includes all the circuitry necessary to receive, transmit, and buffer characters for four lines. From 1 to 16 cards serving 4 to 64 lines operate together as a multiplexing system. Such modularity not only minimizes overhead costs for smaller configurations but also localizes most failures to a small group of lines. A single four-line card is a convenient controller for up to four teletypes or higher speed visual display terminals connected locally.

Complete hardware assembly/disassembly and buffering of characters is provided. The software device handler is interrupted only when a new character must be supplied to or accepted from the multiplexor.

The modularity of the 4060 hardware allows, in groups of four lines:
a) Several distinct communications line speeds in a single system (up to 9600 baud).
b) Several transmission codes in a single system $(5,6,7$, and 8 level with 1 , $1 \frac{1}{2}$, or 2 stop bits).
c) Easy system expansion from a minimum of four lines to a maximum of 64 .
d) Direct (current loop) connection, modem (data set) interface, or modem control for automatic answer.
e) Hardware character assembly/disassembly with full character buffering.
f) Full duplex operation.
g) Four complete line interfaces on each standard Nova-Line subassembly card.

## SECTION 1

## OPERATION AND SPECIFICATION - GENERAL

In communicating with the terminal or data set, the multiplexor hardware performs all character assembly and disassembly into the serial bit streams required. Start and stop bits are inserted on transmission and stripped out on reception. Character buffering is provided on both reception and transmission so that the program has a full character time to respond without losing input data or reducing transmission rate.

The multiplexor system is flexible in line capacity, transmission code, and line speed. It can accommodate from four to 64 full duplex lines, in multiples of four, at speeds including 9600 baud. The transmission code structure (character size and number of stop bits) and line speeds are selectable by the user so that an installation can be reconfigured with minimal hardware change. Requirements for spare parts are minimal.

A number of four-line receiver/transmitter cards appear as if they were a single I/O device connected to the computer under a single device code. On reception, an 1/O instruction reads words containing the line number in the left half and a character in the right. At the completion of transmission of a character, an $1 / 0$ instruction reads a similar word containing the line number indicating that a character has been transmitted; the program responds by outputting a word containing the appropriate line number and new character. Multiplexing occurs since the I/O instruction to read a line number/character word and control information always effects only one line on one of the several cards. The choice of which of several cards is made automatically hy the hardware in priority order, lower line numbers having the higher priority.

At the maximum data rate of the multiplexor system ( 64 lines each operating at 9600 baud) over 60,000 characters are each received and transmitted every second. Such a data rate allows only 8 microseconds for processing each character; this is inadequate except for trivial operations. Most configurations, however, do not require asynchronous communications at rates exceeding 1200 baud as this rate is currently a standard for the higher speed asynchronous modems and display terminals. At this lower rate, a more
generous amount of processing time is available for each character.

Synchronous communications, using the Data General Type 4015 communications controller which operates through the direct memory access data channel, is more common at speeds of 2400 baud and above for which high performance synchronous modems are available.

Four-line cards physically mounted closer to the processor along the I/O bus have a higher priority in obtaining the processor's attention. Thus, in a system with mixed baud rates, the higher speed lines should be assigned to lower line numbers.

## MODELS

Each four-line asynchronous receiver/transmitter card is available in several models. The Type 4060 and 4061 each provide interfacing to four 20 milliampere teletypes. Type 4062 and 4063 provide interfacina to four EIA Type lines either for use with local Teletypes Model 37, Bell System l03-type data sets (modems) or coulvalent equipped for manual answer or used on a dedicated line, or other terminal devices orth the EIA type interface. The transmitter circuitry examines the Clear to Send signal (Circuit $C B$ ) and will not begin transmissior of a character unless that control signal is true.

The 4060 and 4062 models come equipped with four individual connectors (9-pin for $800 / 1200 / 1230$, $50-$ pin paddle board for $1210 / 1220 / 820$ series processors) for direct connection of terminal devices or for connection to manual answer modems. The 4061 and 4063 models are provided with a connector arrangement which allows use of the 4050 or 4051 junction panel on 800/ $1200 / 1230$ and 4083 on $1210 / 1220 / 820$ series which is described more fully in the cabling section.

| MODEL |  | EIA INTERFACE CIRCUITRY |  |
| :---: | :---: | :---: | :---: |
|  |  | INDIVIDUAL CONNECTORS | $\begin{aligned} & \text { DISTRIBUTION } \\ & \text { BOX } \end{aligned}$ |
| $\begin{aligned} & 800 \% \\ & 1200, \end{aligned}$ | Interface Model | 4062 | 4063 |
|  | Conn. or Distribution Box Model No. | 4-9 Pin Conn. | 4051 |
| $\left\lvert\, \begin{aligned} & 820 \\ & 1210 \end{aligned}\right.$ | Interface Model | 4062 | 4063 |
|  | Conn. or Distribution Box Model No. | 50-Pin <br> paddle <br> Board | 4082 |


| MODEL |  | TTY INTERFACE CIRCUITRY |  |
| :---: | :---: | :---: | :---: |
|  |  | INDIVIDUAL CONNECTORS | $\begin{aligned} & \text { DISTRIBUTION } \\ & \text { BOX } \end{aligned}$ |
| $\left\{\begin{array}{l} 800 / \\ 1200 / \\ 1230 \end{array}\right.$ | Interface Model | 4060 | 4061 |
|  | Conn. or Distribution Box Model No. | 4-9 Pin Conn. | 4050 |
| $\begin{aligned} & 820 \\ & 1210 \\ & 1220 \end{aligned}$ | $\begin{array}{\|l} \text { Interface } \\ \text { Model } \end{array}$ | 4060 | 4061 |
|  | Conn. or Distribution Box Model N ). | 50-Pin Paddle Board | 4082 |

## SECTION 2

## RTOS/RDOS SOFTWARE DRIVER

In order to provide a 4060 series communication system which requires the minimal amount of user-program involvement, a device handler was programmed and incorporated in both the Real Time Operating System (RTOS), and the Real Time Disc Operating System (RDOS).

Real Time Operating System is a compatible subset of RDOS. In applications not requiring program overlaying or file naming, it is a flexible, modular interface to user programs in either real-time or off-line environments. Multitasking, timer control. and $1 / O$ transfers are handled by simple task and system calls to RTOS. Standard Data General peripherals are supported.

Real Time Disc Operating System is a modular, multitask synchronization and communication system. Tasks may exist in the single mode root program or in an overlay. RDOS operates with any Nova-line computer of 12 K or larger memory, disc, real time clock, and Teletype.

RDOS is used in both the development and implementation of programs. It includes ali the file capabilities normally available on disc operating systems, allowing the user to edit, assemble, execute, debug, compile, load-and-go, save, and delete files. Files are protected using system defined attributes. File directories are maintained on a fixed head disc and disc pack basis, where each disc pack can be removed from the system. Peripherals are treated as files, providing device independence by symbolic name. Files may be in sequential, random (indexed), and contiguous formats.

The I/O facility includes buffered I/O for ease of programming and unbuffered block transfers for real time applications. Error messages generated in real time can be spooled and output off-line. RDOS supports up to eight fixed head discs or magnetic tape drives, and up to four disc pack units, and all standard Data General peripherals.

Provisions are made for the full use of RTOS and RDOS multitasking capability. Under the initial 4060 series handler release, each line on a system must be dedicated to a separate task.

It is assumed that the reader of this document is sufficiently familiar with either/or RTOS-RDOS file structure and user calls. Refer to RTOS Manual 093-000056 and RDOS Manual 093-000075. Only those calls directly associated with the 4060 series handler will be discussed here.

## FILENAME DEFINITION

In RTOS/RDOS each physical input/output device is referred to by some unique filename. In this case, each multiplexed line of the 4060 series corresponds to $a$ filename of the form

QTY: X
where " $x$ " is the multiplexor line number in the range 0 to 63 .

## OPENING A LINE

Before any reads or writes can occur, a filename or line must be logically connected to a channel number through use of an . OPEN call. The channel number is simply a means by which devices can be referenced in read and write calls without use of a specific file name. This call opens the line for reading or writing. ACO must contain a byte pointer pointing to the file name. ACl contains the "characteristic inhibit" mask. For each of the following bits set in the mask, the corresponding characteristic or function is inhibited:

| BIT | MNEMONIC* | FUNCTION |
| :---: | :---: | :---: |
| 10 | DCKEY | Echo each input character during a read line. |
| 7 | DCPCK | Check for even parity on read line. Generate even parity on write line. |
| 6 | DCLAC | Transmit a line feed after each carriage return during a read line or write line. |

*All mnemonics refer to user parameters defined on the RTOS/RDOS user parameter list.

EXAMPLE of User OPEN Sequence:

| LDA 0, NMPTR | ;GET BYTE POINTER |
| :--- | :--- |
| LDA 1,MASK | ;INHIBIT MASK |
| .SYSTEM |  |
| -OPEN 2 | IS CHANNEL NUMBER |
| ERROR RETURN |  |
| NORMAL RETURN |  |

NMPTR: . $+1 \star \dot{2}$
.TX'I $\star$ Q'TY:5* ;FOR LINE 5
MASK: DCPCK
; INHIBIT PARITY CHECKS

If the error return were taken, AC 2 must be examined for one of the following conditions:

| AC2 | MNEMONIC | MEANING |
| :---: | :---: | :---: |
| 0 | ERFNO | Illegal channel number. |
| 1 | ERFNM | Illegal filename. |
| 12 | ERDLE | File does not exit. |
| 21 | ERUFT | Attempt to use channel |

## CLOSING A LINE

After use, the line must be closed to release the channel assigned to it.

EXAMPLE of Close Sequence:
.SYSTEM
.CLOSE 2;Channel 2
ERROR RETURN
NORMAL RETURN
If the error return were taken, AC2 must be examined for one of the following conditions:

| AC2 | MNEMONIC | MEANING |
| :---: | :---: | :---: |
| 0 | ERFNO <br> 15 | Illegal channel number. <br> Attempt to reference a <br> channel not in use. |

## READING AND WRITING DATA

## general information

In a multitask system such as RDOS, it is possible for the user to do simultaneous reading and writing on one or several 4060 lines through use of the standard input/output calls. The following rules must be noted:

1) No input/output buffering is done within the 4060 driver programs. The read or write call specifies the buffer area to be used. Any data received before a read call for the line is made will be lost.
2) Control is not returned to the calling task until the read or write is completed, that is, all data have been transmitted.
3) Simultaneous reads or writes can be achieved through the creation of a task controlling each line. Simultaneous reading and writing on a given line (full duplex operation) is possible and requires the use of two tasks, one for input and another for output. In full duplex operation, the echo return and line feed insertion features must be inhibited.

## READ A LINE

This command causes an ASCII type line to be read. ACO contains a byte pointer to the starting byte address of the buffer where the data is to be read.

Reading will terminate normally
after transmitting either a carriage
return, or a form feed to the user. Reading will terminate abnormally after transmission of 132 (decimal) characters without detecting a carriage return or a form feed, upon detection of a parity error, or upon end-of-file (ASCII Sub-Control 2). In all cases, the byte count read will be returned in $A C l$. If the read is terminated because of a parity error, the character having incorrect parity will be stored (high order bit zero) as the last character read. All characters received will be passed to the user, including NULL's, line feeds, and deletes.

EXAMPLE of Read Sequence:

$$
\text { LDA } \quad 0, \mathrm{BPTR}
$$

.SYSTEM
.RDL 2 ; READ CHANNEL 2

## ERROR RETURN

NORMAL RETURN


If the error return were taken, AC2 must be examined for one of the following possible conditions:

| $\underline{\mathrm{AC} 2}$ | MNEMONIC | MEANING |
| :---: | :---: | :---: |
| 0 | ERFNO | Illegal Channel Number. |
| 6 | EREOF | End of File. |
| 15 | ERFOP | Attempt tc reference a file not opened. |
| 22 | ERLLI | Line limit ( 132 characters) exceeded. |
| 24 | ERPAR | Parity Error. |
| 26 | ERMEM | Attempt to use illegal memory address. |
| 47 | ERSIM | Attempt to read a line already reading. |

READ SEQUENTIAL

\section*{Sequential mode transmits data exactly as read from the file. ACO must contain a byte pointer to the starting byte address of the buffer where the data is to be read. There is no end of file code or timeout, and parity bits are not checked. <br> EXAMPLE of Read Sequential Sequence: <br> | LDA 0, BPTR | ; GET BYTE POINTER |
| :--- | :--- |
| LDA 1,COUNT | ;DATA COUNT |
| -SYSTEM |  |
| -RDS 2 | ;READ CHANNEL 2 |
| ERROR RETURN |  | <br> ERROR RETURN <br> NORMAL RETURN <br> If the error return were taken, $A C 2$ must be examined for one of the following possible conditions:}


| $\underline{A C} 2$ | MNEMONIC | MEANING |
| :---: | :---: | :---: |
| 0 | ERFNO | Illegal channel number. |
| 15 | ERFOP | Attempt to reference a file not opened. |
| 26 | ERMEM | Attempt to use illegal memory address. |
| 47 | ERSIM | Simultaneous reads on same line. |

## WRITE A LINE SEQUENCE

AC0 must contain a byte pointer to the starting byte address of the buffer where the data can be found.

Writing will terminate normally upon writing of a null, a carriage return, or a form feed, and abnormally after transmission of 132 (decimal characters) without detection of a carriage return, a null, or a form feed. In all cases, ACl will contain, upon termination, the number of bytes written from the user area to complete the request.

EXAMPLE of Write a Line Sequence:

| LDA 0, BPTR | ; GET BYTE POINTER |
| :--- | :--- |
| .SYSTEM |  |
| -WRL 2 | ;WRITE CHANNEL 2 |
| ERROR RETURN |  |
| NORMAL RETURN |  |

If an error return were taken, $A C 2$
must be interrogated for one of the following possible conditions:

| AC2 |  | MNEMONIC |
| ---: | :--- | :--- |
|  |  |  |
| 0 | ERFNO |  |
| 15 | ERFOP |  |
| 22 | Filegal channel number. |  |
| 47 | ERLI |  |
|  |  | Line limit exceeded. |
|  |  | Simultaneous writes on <br> same line. |

## WRITE SEQUENTIAL SEQUENCE

This command writes data exactly as it is found in the user area. ACO must contain a byte pointer to the starting byte address of the buffer where the data can be found.

EXAMPLE of Write Sequential Sequence:
LDA 0, BPTR ; GET BYTE POINTER
LDA 1,COUNT ;GET BYTE COUNT
.SYSTEM
-WRS 2
ERROR RETURN
NORMAL RETURN

If an error return were taken, AC2 must be interrogated for one of the following possible conditions:

| AC2 | MNEMONIC | MEANING |
| :---: | :---: | :---: |
| 0 | ERFNO | Illegal channel number. |
| 15 | ERFOP | File not open. |
| 47 | ERSIM | Simultaneous writes on same line. |

## SECTION 3

## PHYSICAL LEVEL PROGRAMMING

A receiver indicator (RI) and a transmit indicator (TI) are associated with each line. The receive indicator is set when a character has been assembled from the serial inout stream; it is cleared under program control. The transmit indicator is set whenever the line unit circuitry has accepted a character for transmission and is ready to accept another. I/O reset clears all transmit character - The character just received on the and receive indicators. Since the transmitter circuitry includes double buffering, the transmit indicator is set almost immediately after accenting the first character following a lona idle period. At maximum transmission rate, the transmit indicator is set once per character time; it is cleared under program control.

The four line receiver/transmitter cards contain conventional DONE flags for interface to a Nova-line $I / O$ bus. These are logically ORed together to get a system DONE (QTY DONE). To the programmer, QTY DONE appears set if any input lines have completely assembled characters ready for reading by the processor (some $R I=1$ ) or if any output lines have transmitted characters and can accept new characters (some $T I=1$ ).

The DIAC instruction, which reads input characters and line control information also clears the receiver indicator of the line just read. Upon issuance of DIAC AC QTY, QTY DONE will be cleared if there are no other lines with data to be read and if all transmit indicators (for all lines) are 0 . If there are additional lines to be read or character completions which need be handled, QTY DONE will remain set.

The DOA AC, QTY instruction, which supplies a character for output on a selected line, also clears the transmit indicator for that line. If no new character is to be outputted, the DOB AC, OTY instruction may be used to clear the transmit indicator without sending a new character. While DOA or DOB clears the transmit indicator for a line, they will clear QTY DONE only if there are no other lines on which transmission has completed and if no receivers have assembled characters for the processor to read. The S-pulse is not microcoded as a part of an instruction.

The QTY BUSY flag is set whenever output is occuring on any of the lines. It clears when all characters on all lines awaiting transmission have been sent.

## IO INSTRUCTIONS

DIAC AC, QTY reads the following word:

| 0 | 1 | 2 | 78 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| R | T | line |  |  |
| I | I |  |  |  |

RI - Receive indicator -- a character has been assembled and appears in bits 8-15, right justified.

TI - Transmit indicator -- a character previously sent to the transmitter has been accepted for transmission and a new character may be sent.
line - The line number to which the indicators apply.
indicated line if RI is set; un~ defined if $R I$ is not set.

DOA AC, QTY assumes the following word in an accumulator:

| 012 | 78 | 15 |
| :--- | :--- | :--- |
| $1: \quad$ line $\quad$ character |  |  |

line - The line number on which the character is to be transmitted and for which the transmit indicator is to be cleared. Bics 0 and 1 are ignored.
character - The character to be transmitted; right justified in the byte if less than 8 bits.

DOB AC, OTY assumes the following word in an accumulator:

| 012 | 78 | 15 |
| :--- | :--- | :--- |

line - The line number ( $0,1,2$ or 3 for a single card system) for which the transmit indicator is to be cleared. Bits 0,1, and 8 through 15 are ignored.

senses the state of the Ring Indicator signal from 16 lines. AC bit 0 in the logical zero state indicates that line 0 is ringing; $A C$ bit 15 in the logical zero state indicates that line 15 is ringing, etc.

## MODEM CONTROL

In order to use a four-line receiver/transmitter card with Bell System 103 Trpe data sets (modems) or eauivalent eauipped for automatic answer, additional modem control circuitry is required. This circuitry is not required on lines with manual answer or for dedicated (leased) lines. The control may be provided using the type 4026 interface subassembly with one type 4027 interface for each group of four lines controlled. The 4027 interface provides control of the Data Terminal Ready (Circuit CD) and permits detection of the Ring Indicator (Circuit CE) and Data Set Ready (Circuit CC). Note that the Clear to Send sianal and the Carrier Detcotor signal (Circuit CF) carry identical signals in normal 103 type modem operation; these are examined by the 4062 or 4063 transmitter circuitry. A maximum of four 4027 intersaces can be supplied with each 4026 interface subassembly, which is sufficient to service 16 lines. The required hardware configuration for automatic answer includes: 1) a 4063 multiplexor and a 4027 interface for each aroup of four or fewer lines and 2) a 4051 junction panel, two 4052 A cable assemblies, and a 4026 interface subassembly for each group of 16 lines or less. The purchase order must note that the 4026 is for use as modem control with a 4063 multiplexor system.

In order to use the four-line receiver/transmitter card with Bell System 202 Type data sets (modems) or eauivalent equipped for automatic answer on a two wire (half duplex) line or in a multipoint network, control circuitry in addition to that described above is reouired. A second type 4027 interface is required for each group of four lines so configured. Control is provided for Request to Send and detection facility is provided for Data Carrier and Clear to Send.

## SECTION 4

## INSTALLATION AND CABLING

## CODE SELECTION

A number of transmission codes can be accommodated. Jumpers on the card are used to select line speed, level (number of data bits), and either $1,1 \frac{1}{2}$, or 2 units of stop code. All models are shipped configured for 11 unit, 8 level code at 110 baud; they must be customized by the user for his particular needs. $1^{\frac{1}{2}}$ unit stop code operation is available only with 5 level code (Baudot).

The user can alter the jumper pattern to suit his needs. Select code structure level and units as follows:

| Level | Units | Example | Jumper Level | s Installed Stop |
| :---: | :---: | :---: | :---: | :---: |
| 5 | $7 \frac{1}{2}$ | TTY 28 |  | W17, W28 |
| 6 | 8 |  | W13 | W17, W29 |
|  | 9 |  | W13 | W17,W18,W29 |
| 7 | 9 | IBM 2741 | W12 | W16,W18,W29 |
|  | 10 |  | W12 | W15,W16,W18,W29 |
| 8 | 10 | TTY 37 | W12,W13 | W15,W16,W19,W29 |
|  | 11 | TTY 33 | W12,W13 | W14,W15,W16,W19, |
|  |  | or 35 |  | W29 |

Jumpers on the card also determine the four most significant line number address bits. In a system with multiple cards, the card physically mounted closest to the processor card must contain line number group 0 to 3. Line numbers increase as cards are installed further along the $I / O$ bus. Cards are supplied to respond as group 0-3 when ordered individually; when supplied in a system, they are assigned to sequential groups.

| Group | Jumpers Installed |
| :---: | :--- |
| $0-3$ | W20,W21,W22,W23 |
| $4-7$ | W20,W21,W22 |
| $8-11$ | W21,W22,W23 |
| $12-15$ | W21,W22 |
| $16-19$ | W20,W21,W23 |
| $20-23$ | W20,W21 |
| $24-27$ | W21,W23 |
| $28-31$ | W21 W,W22,W23 |
| $32-35$ | W20,W2 W2 |
| $36-39$ | W20,W22 |
| $40-43$ | W22,W23 |
| $44-47$ | W22 |
| $48-51$ | W20,W23 |
| $52-55$ | W20 |
| $56-59$ | W23 |
| $60-63$ | (None) |

The line speed is derived from a
precision 76.8 KC oscillator by the choice of jumpers in a frequency divider chain. Accuracy of the derived frequency is better than . 6 of 1\%. For frequencies other than those listed above or for more precise control of the frequency, order clock option 4064 and specify the desired baud rate. The crystal frequency will be chosen to be 128 times the baud rate.


## $800 / 1200$ PROCESSORS

For systems containing only a single card (four lines), individual 9-pin connectors are usually provided on the back of the computer chassis. (See Figure 1). Order Model 4060 or 4062.

A Type 4050 or 4051 junction panel is normally used to interconnect the individual cables from a number of teletypes or data sets (modems) to the multiplexor. Requiring $1-3 / 4$ inches of rack space, the panel contains 16 connectors (4050: 9-pin connectors for Teletype; 4051: 19-pin connectors for data sets (modems)) for attaching the devices and 1 or 2 connectors for connection to the multiplexor and optional automatic answer facility (using 4052 cables). Order Model 4061 or 4063.

In mixed systems (eg; 8 data sets and 4 local Teletypes), the data set (modem) version of the junction panel must be ordered, together with adapter cables which convert the 19 -pin connectors to 9 pins for the teletypes. Refer to Example 1 for a sample configuration.

## 1210/1220/820

For systems requiring up to 16 lines on a 4 slot processor, and up to 32 lines on a 10 slot, the connectors are usually locatable directly on the processor using 1 or 24083 16-line connector assemblies. The 4063 EIA and/or 4061 TTY interfaces are used for this configuration. Refer to Example 2 for a sample configuration.

For configurations requiring more connections than allowed according to the above rules or systems where the customer wants a remote connection panel, 50-pin paddle boards
are provided. Each of these 50 -pin connectors have connections for all of the data leads associated with $1-4060$ or 4062 board. Refer to Example 3 for a sample configuration.

## MAINTENANCE

A combined diagnostic and reliability test program (tape 095-000073, listing 096000040) is available for maintenance of a 4060 system. The reliability portion of the test is run to insure satisfactory overall system operation; the diagnostic test is run to localize failures on a board to the failing circuitry. Test plugs are normally used to replace the terminals while tests are run. If the system includes data sets, these often provide a loop-back test mode which performs the same function as the test plug.

## EXAMPLE 1:

For 1200/800 type processors. See ?igure 2 for diagram of this example.

A typical Nova 1200 computer based communication system with 12 lines attached to 103 Bell System data sets (modems) with antomatic answer and four local teletypes.

## REOUURED:

> 1-1200/800/1230 Tyne Nova Line computer plus core memory.
> 1-4061 four-line asynchronous receiver/transmitter equipped for 20 ma . TTY interface.
> 3-4063 four-1ine asynchronous receiver/transmitter equipped for EIA type interface.
> 1-4026 Interface subassembly
> 3-4027 EIA type interfaces
> 1 - 4051 Data set junction panel
> 2-4052A Cable for connecting one 4026 and the 4063-4061 combination to the 4051
> 4 - 1020A Connector adapters
> OPTIONAL:

12 - 1018A Interconnect cable for 4051 to 103 data set (modem)

4 - 4010A or 4010E 33 ASR Teletypes
4 - 1019A Extension cables for use with 4010.

## COMPUTER CONNECTOR

 PANEL

CONNECTORS

FICURE 2
TYPICAL 16 LINE 4060 SYSTEM
(As given in configuration example \#1)


## EXAMPLE 2

For 1210,1220,820 processors using 4083 connector panel. (See Figure 4)

A typical computer based communication system with 12 lines attached to 103 Bell System data sets (modems) with automatic answer and four local Teletypes.

REQUIRED:
1 - Any Nova-line computer plus core memory.
1-4061 four-line asynchornous receiver/transmitter equipped for 20 ma. TTY interface.
3-4063 four-1ine asynchronous receiver/transmitter equipped for EIA type interface.
1-4026 Interface subassembly
3-4027 EIA type interfaces
1 - 4083 Connector panel ordered as:
\#4083 - 16-LINE CONNECTOR
Line \# Description

| lst 4061- 'Mry Interface |  |  |
| :---: | :---: | :---: |
| lst | 4061 - TTY | Interface |
| 1st 4061 - TTY In |  |  |
| lst 4061 - TTY Interface |  |  |
| 1st | 4063/4026 | EIA w/Modem Control Interface |
| 1st | 4063/4026 | EIA w/Modem Control Interface |
| 1st | 4063/4026 | EIA w/Modem Control |
|  |  | Interface |
| 1st | 4063/4026 | EIA w/Modem Control Interface |
| 2nd | 4063/4026 | EIA w/Modem Control |
|  |  | Interface |
| 2nd | 4063/4026 | EIA w/Modem Control |
| 2nd | 4063/4026 | EIA w/Modem Control |
|  |  | Interface |
| 2nd | 4063/4026 | EIA w/Modem Control |
|  |  | Interface |
| 3 rd | 4063/4026 | EIA w/Modem Control |
|  |  | Interface |
| 3 rd | 4063/4026 | EIA w/Modem Control |
|  |  | Interface |
| 3rd | 4063/4026 | EIA w/Modem Control |
|  |  | Interface |
| 3rd | 4063/4026 | EIA w/Modem Control |

OPTIONAL:

$$
\begin{aligned}
& 12 \text { - } 1049-6 \text { Interconnecting cables from } \\
& 4083 \text { to Modem } \\
& 4 \text { - } 1019-\text { Extension cables for use with } \\
& 4010 \\
& 4-4010 A \text { or } 4010 \mathrm{E} 33 \text { ASR Teletypes }
\end{aligned}
$$

EXAMPLE 3
For $1210,1220,820$ processors using $50-$ pin paddle board connectors.

## CONFIGURATION EXAMPLE

A typical computer based communication system with 12 lines attached to 103 Bell System data sets (modems) with automatic answer and four local Teletypes.* No external cable is available from Data General to interface an Auto Answer Modem to 50 -pin paddle boards. No internal cross wiring is done between the 4063's and the $4026 / 27$ Modem Control. See Figure 3 for graphic presentation of this example.

REQUIRED:


OPTIONAL:
4 - 1019B Extension cables for use with 4010

4 - 4010A or 4010E 33ASR Teletypes

* (See Figure 4)


## FIGURE 3

Typical 16 line system for 1210,1220, 820 system processors -- As given in Example 3.

50-Pin Paddle Boards


4026 Subassembly with 3-4027 Options Installed.


Figure 4 Sketch of the Nova 1220 \& 820 Cabling Scheme. The 1210 Cabling is similiar, except it has half the capacity for connectors. Note that the 4083 Connector Panel is physically attached to the Processor.

## SECTION 5

## THEORY OF OPERATION

Each four-line card contrins five major sections including:
a) Interface to computer I/O system.
b) Interface circuitry (either 20 ma. loop or EIA) to match the TTL logic circuitry to the communications lines.
c) Clock oscillator and divider chain.
d) Four buffered serial to parallel receivers.
e) Four buffered parallel to serial transmitters.

The computer I/O interface circuitry performs few functions beyond decoding I/O instructions so that one of the receivers or transmitters on the card can respond appropriately. It provides priority chain logic which functions much like INTP IN/OUT so that only one card responds to $1 / 0$ instructions at any time. The clock circuitry is a straightforward oscillator and divider which provides a clock signal at cight times the baud rate.

The transmitter circuitry comprises a parallel buffer register and a shift register. When the buffer empties, a program interrupt is generated and a character is requested from the processor. When a character is outputted, it is first loaded into and held in the parallel register. At any integral number of bit times after the last stop bit of the previous character has begun, the serial register is available for loading from the parallel holding register. When loaded, a starting space is put on the line and the shift register is enabled to shift every bit time thereafter.

The end of a character is detected by examining the code pattern which was shifted into the transmitter as the character bits were outputted.

Operation of the receiver is the reverse of the transmitter. A serial bit stream is assembled in a shift register and then, fully assembled, it is loaded into a parallel holding register which, in turn, interfaces to the programmed I/O facility. The only complex part of the operation centers around synchronization of the receiver to the incoming bit stream. The line is examined for a space which, when detected, enables a divide-by-eight circuit. Should the line immediately return to the marking state, the space is ignored as extraneous noise. Should the line remain spacing for $1 / 2$ bit time, the divide-byeight circuitry produces a clock signal in the center of each bit interval.

TABLE 1
Wiring to connect four or fewer TTY lines to 9-pin Cannon connectors on 1200/800/1230 type processors:

| FROM | SIGNAL NAME | BACK PANEL |
| :---: | :---: | :---: |
| 1 | +5 | 3,4,97,98 |
| 2 | Reader Run/GND | 1,2,99,100 |
| 3 | Received Data | A87, A88, A89, A90* |
| 4 | Ground | 1,2,99,100 |
| 5 | (Not Used) |  |
| 6 | Ground | 1,2,99,100 |
| 7 | Transmitted Data | A85,A86, A83, A84* |
| 8 | ( Not Used) |  |
| 9 | Ground | 1,2,99,100 |

*Sockets 0-3 respectively.

## TABLE 2

Wiring to connect four or fewer EIA dedicated lines to 19-pin Cannon connectors on 1200/800/1230 type processors.

| FROM | SIGNAL NAME | BACK PANEL |
| :---: | :---: | :---: |
| 1 | Ground | 1,2,99,100 |
| 2 | TX Data | A85,A86, A83, A84* |
| 3 | RC Data | A87,A88, A89, A90* |
| 5 | Clr. To Snd. | A75,A77, A76, A78* |

*Sockets 0-3 respectively.

## TABLE 3

Wiring to connect 4061 TTY lines to
13-pin connector on 4083.

| FROM | SIGNAL NAME | BACK PANEL |
| :---: | :---: | :---: |
| 1 | Data Out | A85, A86, A83, A84* |
| 2 | Ground | 99 |
| 4 | RDR/RN (6 round) | 1,2,99,100 |
| 8 | +5 | 3,4,97,98 |
| 9 | Ground | 99 |
| 11 | Rec. Data | A87, A88, A 89 , A90* |
| 12 | Ground | 99 ( ${ }^{\text {a }}$ |

*Sockets 0-3 respectively.

## TABLE 4

Wiring to connect 4063 EIA to $13-p i n$ connectors on 4083. Table is shown with 402 4026/4027 modem control option. If option is not included, pin 5 of each 13 -pin connector is strapped to processor +5 .

| $\begin{aligned} & \text { FROM } \\ & 4083 \end{aligned}$ | NAME OF SIGNAL |  | BACK | PANEL |
| :---: | :---: | :---: | :---: | :---: |
|  | GND | A99 |  |  |
| Cl-2 | Transmitted Data 0 | A85 | 1st | 4060 Slot |
| C2-2 | Transmitted Data 1 | A86 | lst | 4060 Slot |
| C3-2 | Transmitted Data | A83 | lst | 4060 Slot |
| C4-2 | Transmitted Data | A84 | 1st | 4060 Slot |
| C5-2 | Transmitted Data | A85 | 2nd | 4060 Slot |
| C6-2 | Transmitted Data | A86 | 2nd | 4060 Slot |
| C7-2 | Transmitted Data | A83 | 2nd | 4060 Slot |
| C8-2 | Transmitted Data | A84 | 2nd | 4060 Slot |
| C9-2 | Transmitted Data | A85 | 3rd | 4060 Slot |
| C10-2 | Transmitted Data | A86 | 3 rd | 4060 Slot |
| C11-2 | Transmitted Data 10 | A83 | 3rd | 4060 Slot |
| Cl2-2 | Transmitted Data 11 | A84 | 3 rd | 4060 Slot |
| C13-2 | Transmitted Data 12 | A85 | 4th | 4060 Slot |
| C14-2 | Transmitted Data 13 | A86 | 4 th | 4060 Slot |
| C15-2 | Transmitted Data 14 | A83 | 4 th | 4060 Slot |
| C16-2 | Transmitted Data 15 | A84 | 4 th | 4060 Slot |
| Cl-1: | Received Data | A87 | 1st | 4060 Slot |
| C2-1: | Received Data | A88 | lst | 4060 Slot |
| C3-1: | Received Data | A89 | lst | 4060 Slot |
| C4-1 | Received Data | A90 | 1st | 4060 Slot |
| C5-1: | Received Data | A87 | 2nd | 4060 Slot |
| C6-1: | Received Data | A88 | 2nd | 4060 Slot |
| C7-1: | Received Data | A89 | 2nd | 4060 Slot |
| C8-1 | Received Data | A90 | 2nd | 4060 Slot |
| C9-1: | Received Data | A87 | 3rd | 4060 Slot |
| Cl0-1) | Received Data | A88 | 3 rd | 4060 slot |
| C11-1: | Received Data 10 | A89 | 3 rd | 4060 Slot |
| C12-1: | Received Data 11 | A90 | 3 rd | 4060 slot |
| C13-11 | Received Data 12 | A87 | 4 th | 4060 slot |
| C14-1) | Received Data 13 | A88 | 4 th | 4060 Slot |
| C15-1) | Received Data 14 | A89 | 4 th | 4060 Slot |
| Cl6-11 | Received Data 15 | A90 | 4 th | 4060 slot |
| Cl-3 | Ring Indicator | B69 | 4026 | Slot |
| C2-3 | Ring Indicator | B67 | 4026 | slot |
| C3-3 | Ring Indicator | B53 | 4026 | Slot |
| C4-3 | Ring Indicator | B52 | 4026 | Slot |
| C5-3 | Ring Indicator | B40 | 4026 | Slot |
| C6-3 | Ring Indicator 5 | B38 | 4026 | Slot |
| C7-3 | Ring Indicator 6 | B25 | 4026 | Slot |
| C8-3 | Ring Indicator 7 | B23 | 4026 | Slot |
| C9-3 | Ring Indicator 8 | A89 | 4026 | Slot |
| C10-3 | Ring Indicator 9 | A88 | 4026 | Slot |
| C11-3 | Ring Indicator 10 | A87 | 4026 | Slot |
| C12-3 | Ring Indicator 11 | A86 | 4026 | Slot |
| C13-3 | Ring Indicator 12 | A75 | 4026 | Slot |
| C14-3 | Ring Indicator 13 | A65 | 4026 | Slot |
| C15-3 | Ring Indicator 14 | A63 | 4026 | Slot |
| C16-3 | Ing Indicator 15 |  |  |  |



Wiring to connect TTY interface to 4050 junction box with 4052A cables, on 1200/800/ 1230 type processors.

Wiring to connect 4063's and $4026 / 27$ to 4051 junction box for 1200/800/1230 type processors.

TO BACK PANEL

| A99 |  |
| :---: | :---: |
| A87 | Slot N |
| A88 | Slot N |
| A89 | Slot N |
| A90 | Slot N |
| A87 | Slot $\mathrm{N}+1$ |
| A88 | Slot $\mathrm{N}+1$ |
| A89 | Slot $\mathrm{N}+1$ |
| A90 | Slot $\mathrm{N}+1$ |
| A87 | Slot $\mathrm{N}+2$ |
| A88 | Slot $\mathrm{N}+2$ |
| A89 | Slot $\mathrm{N}+2$ |
| A90 | Slot $\mathrm{N}+2$ |
| A87 | Slot $\mathrm{N}+3$ |
| A88 | Slot $\mathrm{N}+3$ |
| A89 | Slot $N+3$ |
| A90 | Slot $\mathrm{N}+3$ |
| A85 | Slot N |
| A86 | Slot N |
| A83 | Slot N |
| A84 | Slot N |
| A85 | Slot $\mathrm{N}+1$ |
| A86 | Slot $\mathrm{N}+1$ |
| A8 3 | Slot $\mathrm{N}+1$ |
| A84 | Slot $\mathrm{N}+1$ |
| A85 | Slot $\mathrm{N}+2$ |
| A86 | Slot $\mathrm{N}+2$ |
| A8 3 | Slot $\mathrm{N}+2$ |
| A84 | Slot $\mathrm{N}+2$ |
| A85 | Slot $\mathrm{N}+3$ |
| A86 | Slot $\mathrm{N}+3$ |
| A8 3 | Slot $\mathrm{N}+3$ |
| A84 | Slot $\mathrm{N}+3$ |
| 99 |  |
| 100 |  |
| 97 |  |



For connector 17 of 4051:

FROM
,

## 14


 Clr. to Send 1 Clr. to Send 2 Clr. to Send 3 Clr. to Send 4 Clr. to Send 5 Clr. to Send 6 Clr. to Send 7 Clr. to Send 8 Clr. to Send 9 Clr. to Send 10 Clr. to Send 11 Clr. to Send 12 Clr. to Send 13 Clr. to Send 14 Clr. to Send 15 Data Term. Rdy. 0 Data Term. Rdy. 1
Data Term. Rdy. 2 Data Term. Rdy. 3 Data Term. Rdy. 4 Data Term. Rdy. 5 Data Term. Rdy. 6 Data Term. Rdy. 7 Data Term. Rdy. 8 Data Term. Rdy. 9 Data Term. Rdy. 10 Data Term. Rdy. 11 Data Term. Rdy. 12
Data Term. Rdy. 13 Data Term. Rdy. 14 Data Term. Rdy. 15 Data Set Rdy. () Data Set Rdy. 1 Data Set Rdy. 2 Data Set Rdy. 3 Data Set Rdy. 4
Data Set Rdy. 5
Data Set Rdy. 6
Data Set Rdy. 7
Data Set Rdy. 8
Data Set Rdy. 9
Data Set Rdy. 10
Data Set Rdy. 11
Data Set Rdy. 12
Data Set Rdy. 13
Data Set Rdy. 14
Data Set Rdy 15
GND
GND
$+5 \mathrm{~V}$

TO BACK PANEL

| A75 | lst | 4060 | slt. |
| :--- | :--- | :--- | :--- |
| A77 | lst | 4060 | slt. |
| A76 | lst | 4060 | slt. |
| A78 | lst | 4060 | slt. |
| A75 | 2nd | 4060 | slt. |
| A77 | 2nd | 4060 | slt. |
| A76 | 2nd | 4060 | slt. |
| A78 | 2nd | 4060 | slt. |
| A75 | 3rd | 4060 | slt. |
| A77 | 3rd | 4060 | slt. |
| A76 | 3rd | 4060 | slt. |
| A78 | 3rd | 4060 | slt. |
| A75 | 4 th | 4060 | slt. |
| A77 | 4 th | 4060 | slt. |
| A76 | 4th | 4060 | slt. |
| A78 | 4 th 4060 | slt. |  |

B54 4026 slot
B51 4026 slot
B49 4026 slot
B48 4026 slot
B19 4026 slot
Bl5 4026 slot
B13 4026 slot
Bll 4026 slot
B6 4026 slot
A92 4026 slot
A91 4026 slot
A90 4026 slot
A59 4026 slot
A57 4026 slot
A49 4026 slot
A47 4026 slot
B27 4026 slot
B34 4026 slot
B31 4026 slot
B36 4026 slot
A85 4026 slot
A84 4026 slot
A81 4026 slot
A83 4026 slot
A78 4026 slot
A79 4026 slot
A76 4026 slot
A77 4026 slot
A73 4026 slot
A71 4026 slot
A67 4026 slot
A69 4026 slot


## DATA GENERAL CORPORATION

SOUTHBORO. MASSACHUSETTS 01772

| SIZE | CODE | DWG NO. | REV |
| :---: | :---: | :---: | :---: |
| A | OO8 | 000150 | 02 |
| TITLE |  |  |  |
| 4060 Internal Cable for |  |  |  |
| Nova $1200 / 800$ |  |  |  |


| ORIGINATOR: L. Seligman | DATE | MODEL NO. |
| ---: | ---: | ---: | ---: |


| NEXT | CODE | DWG NO. | REV |
| :---: | :---: | :---: | :---: |
| ASSY | 005 | 001665 |  |

SCHEMATIC REF NO.
ENG: CHECKED BY: APP BY:

data general corporation
SOUTHBORO. MASSACHUSETTS 0!7\%2

SIZE CONF DUG NO. REV A 008 000151 02.

TITLE 4060 Internal Cable for Nova 1200/800


SCHEMATIC REF NO.

(M)

data general corporation
5గ:THBORO. MASSACHUSETTS 01772

| SIZE | CODE | DWG NO. | REV |
| :---: | :---: | :---: | :---: |
| A | OO8 | 000152 | 02 |
| TITLE |  |  |  |
| Lova $1200 / 800$ |  |  |  | Internal Cable For

Nova



```
    SOUTHBORO. MASSACHUSETTS 01772
```

 iova 1200/800


## data general coapomation

SOUTHBORO. MASSACHUSETTS 01772

| SIZE | CCDE | DWG NO. | REV |
| :---: | :---: | :---: | :---: |
| $A$ | $O O 8$ | 000171 | 03 |

TITLE 4063/4026 Internal Cable Fry Nova 800/1.200



| $\begin{aligned} & \text { ITE/W } \\ & \text { No. } \end{aligned}$ | FROM | SIGNAL NAME | TO FUNETION | COLOR | LENGTH | AWG |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 47 | 47 | Data Set Rdy 13 | Ald 4026_Slet | White | 2011 |  |
| 48 | 48 | Data Set Rdy 14 | A67 4026 Slot | White | 201 |  |
| + 49 | 49 | Data Set Rdy 15 | A69 4026 Slot | White | 201 |  |
| 50 | 50 | GND | Any Pin 2. | Black | 201 |  |
| 51 | 51 | CND | Any Pin 92 | Black | 20" |  |
| 52 | 52 | +5V | Any Pin 98 | Red | $20^{\prime \prime}$ |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| - | $\because$ |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  | - |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  | - |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |

# DATA GENERAL CORPORATION <br> SOUTHBORO, MASSACHUSETTS 01772 




DATA GENERAL CORPORATION<br>SCUTHBORO, MASSACHUSETTS 01772



SOUTHBORO. MASSACHUSETTS 01772

TITLE 4063/4026 Internal Cable for Nova 800/1200


## data general corporation

SOUTH8ORO, MASSACHUSETTS OIT72

| SIZE <br> A | CODE <br> OO8 | DWG NO. <br> $000-242$ | REV <br> 02 |
| :---: | :---: | :---: | :---: | | TITLE Internal wire list |
| :--- |
| 4063 to 4083 W/modem contro |
| for $1210,1220,820$ |


| $\begin{aligned} & \text { ITEM } \\ & \text { NO. } \end{aligned}$ | FROM | SIGNAL NAME | 10 | P.C.B. MODEL | COLOR | LENGTH | AWG |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | C15-2 | Trans. Data 14 | A8 3 | 4 th 4063 Slot | White | 32" | 26 |
| 16 | C16-2 | Trans. Data 15 | A84 | 4 th 4063 Slot |  |  |  |
| 17 | Cl-3 | Ring Ind. $\varnothing$ | B69 | 4026 Slot | " |  | " |
| 18 | $\mathrm{C}^{2}-3$ | Ring Ind. 1 | B67 | 4026 Sl ot | " |  | " |
| 19 | C3-3 | Ring Ind. 2 | B53 | 4026 Slot | 1 |  | " |
| 20 | C4-3 | Bing Ind. 3 | B52 | 4026 Slot | " |  | " |
| 21 | C5-3 | Ring Ind. 4 | B40 | 4026 Slot | " |  |  |
| 22 | C6-3 | Ring Ind. 5 | B38 | 4026 Slot | " |  | " |
| 23 | C7-3 | Ring Ind. 6 | B25 | 4026 Sl ot | " |  |  |
| 24 | C8-3 | Ring Ind. 7 | B23 | 4026 Sl ot | " |  | " |
| 25 | C9-3 | Ring Ind. 8 | A89 | 4026 Slot | " |  | " |
| 26 | Cl0-3 | Ring Ind. 9 | A88 | 4026 Sl ot | " |  | " |
| 27 | Cl1-3 | Ring Ind. 10 | A87 | 4026 S lot | " |  | " |
| 28 | C12-3 | Ring Ind. 11 | A86 | 4026 S.lot | " |  | " |
| 29 | C13-3 | Ring Ind. 12 | A 75 | 4026 S lot | " |  | " |
| 30 | C14*3 | Ring Ind. 13 | A. 65 | $4026 \mathrm{~S}_{1}$ ot | " |  |  |
| 31 | C15-3 | Ring Ind. 14 | A63 | 4026 Sl ot | " |  | " |
| 32 | C16-3 | Ring Ind. 15 | A61 | 4026 Sl ot | " |  | " |
| 33 | C1-6 | CLR to Send $\varnothing$ | A75 | lst 4063 Sl ot | " |  | " |
| 34 | C2-6 | CLR to Send 1 | A77 | 1st 4063 S ot | " |  | " |
| 35 | C3-6 | CLR to SEnd 2 | A76 | lst 4063 Sot | $\cdots$ |  | " |
| 36 | C4-6 | CLR to Send 3 | A78 | 1st 4063 S lot | " |  | " |
| 37 | C5-6 | CLR to Send 4 | A75 | 2nd 4063 Slot | " |  |  |
| 38 | C6-6 | CLR to Send 5 | A77 | 2nd 4063 Slot | " |  | " |
| 39 | $c 7=6$ | CLR to Send 6 | A76 | 2nd 4063 Slot | " |  |  |
| 40 | C8-6 | CLR to Send 7 | A78 | 2nd 4063 Slot | " |  | " |
| 41 | C9-6 | CLR to Send 8 | A75 | 3 rd 4063 stot | " |  | " |
| 42 | c10-6 | CLR to Send 9 | A77 | 3 rd 4063 Slot | " |  | " |
| 43 | C11-6 | CLR to Send 10 | A76 | 3rd 4063 slot | " |  | " |
| 44 | C12-6 | CLR to Send 11 | A78 | 3 rd 4063 Silot | " |  |  |
| 45 | C13-6 | CLR to Send 12 | A75 | 4 th 4063 Slot | " |  | " |
| 46 | C14-6 | CLR to Send 13 | A 77 | 4 th 4063 Slot | " |  |  |

## data general corporation

SOUTHBORO. MASSACHUSETTS OI772

| SIZE | CODE | DWG NO. | REV |
| :---: | :---: | :---: | :---: |
| A | OO8 | $000-242$ | $r^{\prime} 02$ |

TITLE Internal wire list 4063 to $4083 \mathrm{~W} /$ modem controlfor

| $\begin{aligned} & \text { ITEM } \\ & \text { NO. } \end{aligned}$ | FROM | SIGNAL NAME | TO | $\begin{gathered} \text { P.C.B. MODEL } \\ \text { NO } \\ \hline \end{gathered}$ | COLOR | LENGTH | AWG |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 47 | C15-6 | CLR to Send 14 | A76 | 4 th 4063 Slot | White | 32" | 26 |
| 48 | C16-6 | CLR to Send 15 | A78 | 4 th 4063 Slot | $\xrightarrow{\prime \prime}$ |  |  |
| 49 | C1 -5 | D.T.R. $\varnothing$ | B54 | 4026 Slot | " |  | " |
| 50 | C2-5 | D.T.R. 1 | B51 | 4026 Slot | " |  | " |
| 51 | C3-5 | D.T.R. 2 | B49 | 4026 Slot | " |  | " |
| 52 | C4-5 | D.T.R. 3 | B48 | 4026 Slot | " |  | " |
| 53 | C5-5 | D.T.R. 4 | B19 | 4026 Slot |  |  | " |
| 54 | C6-5 | D.T.R. 5 | B15 | 4026 slat | " |  | " |
| 55 | C7-5 | D.T.R. 6 | B13 | 4026 Slot | $\cdots$ |  |  |
| 56 | C8-5 | D.T.R. 7 | B11 | 4026 Slot | " |  | " |
| 57 | C9-5 | D.T.R. 8 | B16 | 4026 Slot | " |  |  |
| 58 | Cl0-5 | D.T.R. 9 | A92 | 4026 slot | " |  | " |
| 59 | C11-5 | D.T.R. 10 | A91 | 4026 Slot | " |  | " |
| 60 | C12-5 | D.T.R. 11 | A90 | 4026 Slot | " |  | " |
| 61 | C13-5 | D.T.R. 12 | A59 | 4026 Slot | " |  | " |
| 62 | C14-5 | D.T.R. 13 | A57 | 4026 Slot | " |  |  |
| 63 | C15-5 | D.T.R. 14 | A49 | 4026 Slot | " |  | " |
| 64 | C16-5 | D.T.R. 15 | A 47 | 4026 Slot |  |  | " |
| 65 | C] -7 | D.S.R. $\varnothing$ | B27 | 4026 Slot | " |  | " |
| 66 | C2-7 | D.S.R. 1 | B34 | 4026 Slot | " |  | " |
| 67 | C3-7 | D.S.R. 2 | B31 | 4026 Slot | " |  | " |
| 68 | C4-7 | D.S.R. 3 | B36 | 4026 Slot | " |  | " |
| 69 | C5-7 | D.S.R. 4 | A85 | 4026 Slot | $\stackrel{1}{ }$ |  |  |
| 20 | c6-7 | D.S.R. 5 | A84 | 4026 Slot ${ }^{-}$ | " |  | " |
| 71 | C7-7 | D.S.R. 6 | A81 | 4026 Slot | " |  | " |
| 72 | C8-7 | D.S.R. 7 | A83 | 4026 Slot | " |  | " |
| 73 | C9-7 | D.S.R. 8 | A78 | 4026 Slot | " |  | " |
| 74 | Cl0-7 | D.S.R. 9 | A79 | 4026 Slot | 1 |  | $"$ |
| 75 | C11-7 | D.S.R. 10 | A76 | 4026 Slot | " |  | " |
| 76 | C12-7 | D.S.R. 11 | A77 | 4026 Slot | $\stackrel{11}{ }$ |  |  |
| 77 | C13-7 | D.S.R. 12 | A 73 | 4026 slot | " |  | " |
| 78 | C14-7 | D.S.R. 13 | A 71 | 4026 Slot | " |  | " |

# DATA GENERAL CORPORATION <br> SOUTHEORO. MASSACHUSETTS OI772 

| SIZE | CODE | DWG NO. | REV |
| :---: | :---: | :---: | :--- |
| A | OO8 | $000-242$ | 02 |

TITLE Internal wire list 4063 to $4083 \mathrm{~W} /$ modem control for

| $\begin{gathered} \text { ITEM } \\ \text { NO. } \\ \hline \end{gathered}$ | FROM | SIGNAL NAME | TO | $\begin{gathered} \text { P.C.B. MODEL } \\ \text { NO. } \end{gathered}$ | COLOR | LENGTH | AWG |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 79 | C15-7 | D.S.R. 14 | A67 | 4063 Sjot | White | $32=$ | 26 |
| 80 | C16-7 | D.S.R. 15 | A69 | 4063 slot | " |  | " |
| 81 | C1-11 | Rec'd Data $\varnothing$ | A87 | 1st 4063 Slot | " |  | " |
| 82 | C2-11 | Red'd Data 1 | A88 | " | " |  | " |
| 83 | C3-11 | " 2 | A89 | " | " |  |  |
| 84 | C4-11 | " 3 | A90 | " | " |  | " |
| 85 | C5-11 | 11 | A87 | 2nd 4063 slot | 1 |  |  |
| 86 | C6-11 | " 5 | A88 | - . | " |  | " |
| 87 | C7-11 | " 6 | A89 | " | " |  | " |
| 88 | C8-11 | $" 7$ | A90 | 3rd 4063 Slot | " |  | " |
| 89 | C9-11 | 8 | A87 | -6.3_s_ | " |  | " |
| 90 | C10-11 | 9 | A88 | " | $"$ |  |  |
| 91 | C11-11 | " 10 | A89 | " | " |  | " |
| 92 | C12-11 | " 11 | A90 | 1. | " |  | " |
| 93 | C13-11 | " 12 | A87 | 4th 4063 Slot | " |  | " |
| 94 | C14 $=11$ | 113 | A88 | " | " |  | " |
| 95 | C15-11 | " 14 | A89 | " | " |  | " |
| 96 | C16-11 | $\cdots \quad 15$ | A90 | " | " |  | " |
| 97 | C1-8 |  | 3,4,97. | $98 \quad$ " | " |  |  |
| 98 | C1-9 | GND | 1,2,99, | $100 \quad "$ | " |  | " |
| 99 | cl- 73 | GND | " | 1st 4063 Slot | $\cdots$ |  | " |
| 100 | C2-13 | GND | " | " | " |  | " |
| 101 | C3-13 | GND | " | " | " |  | " |
| 102 | C4-13 | GND | " | " | $\underline{ }$ |  | " |
| 103 | C5-13 | GND | " | " | " |  | " |
| 104 | C6-13 | GND | " | " | " |  | " |
| 105 | C7-13 | GND | " | " | " |  | " |
| 106 | C8-13 | GND | " | " |  |  | " |
| 107 | C9-13 | GND | " | " | " |  | " |
| 108 | C10-13 | GND | " | " | " |  | " |
| 109 | C11-13 | GND | " | " | " |  | " |
| 110 | C12-13 | GND | " | " | " |  | " |

data general corporation
SOUTHBORO. MASSACHUSETTS OI772


TITLE Internal Wire List 4063 to 4083 w/Modem Control for $1210,1220,820$

| $\begin{aligned} & \text { ITEM } \\ & \text { NO. } \end{aligned}$ | FROM | SIGNAL NAME | TO | FUNCTION | COLOR | 820 | AWG |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 111 | C13-13 | GND | 1,2,99,1 | 00 lst 4063 Sld | t Wht | $32^{\prime \prime}$ |  |
| 112 | C14-13 | GND | 1,2,99, | " | " | " |  |
| 113 | C15-13 | GND | " | " | " | " |  |
| 114 | C16-13 | GND | " | " | " | " |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  | . |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  | $\because$ |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  | $\therefore$ |  |  |  |  |
|  | $\div$ |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

## data general corporation

SOUTHBORO. MASSACHUSETTS 01772

| SIZE CODE | DWG NO. | REV |
| :--- | :--- | :--- | 008 b00-243

TITLE Internal wire list 4063 to 4083 for $1210,1220,820$

| ORIGINATOR: J.ChYzik | DATE | MODEL NO. | NEXT CODE | DWG NO. | REV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $8 / 72$ | 4063 | ASSY | 005 | 999 | 00 |

26 AWG USED UNLESS OTHERWISE
SPEC Solid Wht $-32 . " \mathrm{lg}$
NOTES
l. 13 p communications inter
face connector (from)
2. Back panel pins (to)
3. No Lines - Conn. No.

4 - Cl thru C4
8 - Cl thru C8
12 - Cl thru Cl2
$14-\mathrm{Cl}$ thru C16

| $\begin{aligned} & \text { ITEM } \\ & \text { NO. } \end{aligned}$ | FROM | SIGNAL NAME | TO | P.C. Board Model No. | COLOR | LENGTH | AWG |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | C1-2 | Trans. Dataø | A85 | 1st 4063 Slot | White | 32" | 26 |
| 2 | C2-2 | Trans- Data 1 | A86 | lst 4063 Slot | " |  | " |
| 3 | C3-? | Trans. Data 2 | A83 | " |  |  | " |
| 4 | C4-2 | Trans. Data 3 | A84 | " | " |  | " |
| 5 | C5-2 | Trans. Data 4 | A85 | 2nd 4063 Slot | " |  | " |
| 6 | C6-2 | Trans. Data 5 | A86 | " | " |  | " |
| 7 | c7-2 | Trans. Data 6 | A83 | " | " |  | " |
| 8 | C8-2 | Trans. Data 7 | A84 | " | " |  | " |
| 9 | C9-2 | Trans. Data 8 | A85 | 3 rd 4063 3 Slot | " |  |  |
| 10 | Cl0-2 | Trans. Data 9 | A86 | " | " |  | " |
| 11 | Cl1-2 | Trans. Data 10 | A83 | " | " |  | " |
| 12 | C12-2 | Tawns. Data 11 | A84 | " | " |  | " |
| 13 | C13-2 | Trans. Data 13 | A85 | 4th 4063 Slot | " |  | " |
| 14 | C14-2 | Trans. Data 1. | A86 | " | $\mu$ |  |  |

## data general corporation

SCL THBORO. MASSACHUSETTS 01712

| SIZE | CODE | DWG NO. | REV |
| :---: | :---: | :---: | :---: |
| A | OO8 | $000-243$ | 01 |

TITLE Internal wire list 4063 to 4083 for 1210 , 1220, and 820

| ITEM NO. | FROM | SIGNAL NAME | TO | P.C. Board Model No. | COLOR | LENGTH | AWG |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | C15-2 | Trans. Data 14 | A8 3 | 4 th 4063 Slot | White | 32' | 26 |
| 16 | C16-2 | Trans. Data 15 | A84 | 4 th 4063 Slot | 11 |  | " |
| 17 | C1-11 | Rec'd Data $\varnothing$ | A87 | 1st 4063 Slot | " |  | " |
| 18 | C2-11 | Rec'd Data 1 | A88 | $\begin{aligned} & 11 \\ & \hline \end{aligned}$ | " |  | " |
| 19 | C3-11 | " 2 | A89 | " | " |  | " |
| 20 | C4-1.1 | 11.3 | A90 | " | " |  |  |
| 21 | C5-11 | " 4 | A87 | 2nd 40633slot | " |  | " |
| 22 | C6-11 | " 5 | A88 | " | " |  | " |
| 23 | C7-11 | " 6 | A89 | 11 | I' |  | " |
| 24 | C8-11 | " 7 | A90 | " | " |  | " |
| 25 | C2-17 | 118 | A87 | 3rd 4063 Slot | $\cdots$ |  | " |
| 26 | C10-11 | " 9 | A88 | " | " |  | " |
| 27 | C11-11 | " 10 | A89 | " | " |  | " |
| 28 | C12-11 | " 11 | A90 | " | " |  | " |
| 29 | C13-11 | 12 | A87 | 4 hh 4063 Slot | " |  | " |
| 30 | C14-11 | " 13 | A88 | " | " |  | " |
| 31 | C15-11 | " 14 | A89 | " | " |  | " |
| 32 | C16-11 | 115 | A90 | " | " |  | " |
| 33 | Cl-8 | +5 | ${ }^{3} \%^{4} 98$ |  | " |  | " |
| 34 | C1-9 | GND | $\begin{array}{\|c\|} \hline 1,2, \\ 99 \\ \hline 9,100 \\ \hline \end{array}$ |  | " |  | 11 |
| 35 | C1-13 | GND | $99^{2} 100$ | 1st 4063 Slot | " |  | " |
| 36 | C2-13 | GND | 99,100 | " | " |  | " |
| 37 | C3-13 | GND | 9 ${ }^{2}+100$ | " | " | $\checkmark$ | " |
| 38 | C4-13 | GND | $99^{2} 100$ | " | " |  | " |
| 39 | C5-13 | GND | $99^{2} 100$ | 2nd 4063 Slot | " |  | " |
| 40 | c6-13 | GND | $99^{2} 100$ | " | " |  | " |
| 41 | c7-13 | GND | $\frac{1}{98}{ }^{2} 100$ | " | " |  | " |
| 42 | C8-13 | GND | $99^{2} 100$ | " | " |  | " |
| 43 | C9-13 | GND | $99^{2}, 100$ | 3rd 4063 Slot | " |  | " |
| 44 | C10-13 | GND | 96, 100 | " | " |  | " |
| 45 | C11-13 | GND | 902, | " | " |  | $\because$ |
| 46 | C12-13 | GND | $96^{2} 100$ | " | " |  | 1 |

## data general corporation

SSETHBORO. MASSACHISETTS OI772

| SIZE | CODE | DWG NO. | REV |
| :---: | :---: | :---: | :---: |
| A | OO8 | $000-243$ | 01 |

TITLE Internal wire list 4063 to 4083 for 1210,1220 ,

| $\begin{aligned} & \text { ITEM } \\ & \text { NO. } \end{aligned}$ | FROM | SIGNAL NAME | TO | P.C. Board Model No. | COLOR | LENGTH | AWG |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 47 | 13 | GND | 9 ${ }^{1}{ }^{2}{ }^{2} 1{ }^{2}$ | 4th 4063 Slat | White | 32' | 26 |
| 48 | 14 | GND | ${ }_{9}^{19} 2{ }^{2} 100$ | " | , | " | " |
| 49 | 15 | GND |  | " | " | " | " |
| 50 | 16 | GND | $\frac{1}{9} 9^{2}, 100$ | " | " | " | " |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  | $\because$ |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  | $=$ |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  | - |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

SOUTHBORO. MASSACHUSETTS 01772

| SIZE | COOE | DWG NO. | REV |
| :---: | :---: | :---: | :---: |
| A | OOE | 00253 | 04 |

TITLE TEST PLUG 4062
For 1210, 1220, 820

| ORIGINAIOR: J. Chyzik |  |  |  | MODET NO. 4062 | NEXY   <br> ASSY CODE DWG NO. <br> 005 001011 REV |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ENG: Chyzik C |  | CHECKED EY: LK |  | APP EY: LK | ЗCHEMATIC NEF NO. |
| REVNO. | ECO NO. | APP EY | DATE | PAGE NO'S | 26 AWG USED UNLESS OTHERWISE |
| 01 | 1172 | L. Kray | 9/72 | 1 | SPEC WHT |
| 02 | 1193 | L. Kray | 11/7 | 21 | NOTES |
| 03 | 1298 | L. Kras | 12/2 | 01 | 1. DGC 11100011750 dual <br> pos. conn. (From) |
| 04 | 1635 | L. Kray | 6/73 | 1 | 2. Daisy chain pin to pin |
|  |  |  |  |  | 3. Locate key DGC pin |
|  |  |  |  |  | 111-116 (in from conn) between (19\&20) and |
|  |  |  |  |  | (W\&X) |
|  |  |  |  |  | 4. DGC pin 111000123 is |
|  |  |  |  |  | and $1,5,10,15,35,40,45$ |
|  |  |  |  |  | 50. |

## data general corporation

SOUTHBORO. MASSACHUSETTS 01772

SIZE CODE DWG NO. REV A 008 000255 01

TITLE TEST PLUG 4023/4063 INTRFC USING 4083 FOR 1210/ 1220/820

## NEXT CODE DWG NO. <br> ASSY005 <br> 001013

SCHEMATIC REF NO.


| REV NO. | ECO NO. | APP BY | DATE | PAGE NO'S | 26 AWG USED UNLESS OTHERWISE |
| :---: | :--- | :--- | :--- | :--- | :--- |
| $\therefore i$ | 1.432 | 6 | $3 / 142$ | 1 | SPEC WHT | NOTES

1. DGC 11100014713 POS CONN. (FROM).
2. PUT CONTACTS IN AT PINS 1,9,\&13 (111000058
3. KEY POS 10 SO THAT IT WILL NOT ACCEPT SQUARE POST.
4. MODEL NOS. 4063G,4063 WITH 4026, AND 4023.

| ITEM <br> NO. | FROM | SIGNAL NAME | TO | FUNCTION | COLOR | LENGTH | AWG |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1. | 2,11 | CRIMP | TOGETHER |  |  | WHT | A/R |
|  | 26 |  |  |  |  |  |  |
| 2. | $3,5,7$ |  | CRIMP | TOGETHER |  |  | WHT |
| ( |  |  |  |  |  |  | 26 |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

## DATA GENERAL CORPORATION

SOUTHBORO, MASSACHUSETTS 01772


## DATA GENERAL CORPORATION

SOUTHBORO. MASSACHUSETTS 01772

| SIZE | COOE | DWG NO. | REV |
| :---: | :---: | :---: | :---: |
| A | OO8 | $000-344$ | 01 |

TITLE TEST PLUG $4063 \mathrm{w} / 4051$ JUNCTION BOX


SCHEMATIC REF NO.
AWG USED UNLESS OTHERWISE
SPEC
NOTES

1. 19P conn 111-338 with
2. JUNCTION SHELL
3. Illooool9
SCREW LOCK 111000023

| SIZE | CCNE | DWG NO. | REV |
| :---: | :---: | :---: | :---: |
| A | $O O S$ | 000352 | 01 |
| TITLE | TEST PLUG 4062 |  |  |
|  | $1200,1230,800$ |  |  |

## 


( 1 促



## - ataGeneral

HM 3 E .3

| EREAKUUWN UF ALL SUFTNANE IN SELECTEO HUDELS UF IHE PKIIU |
| :--- |
| MUUEL NO. COMPGNENT |

PD4062 M ASYNCHRONDUS MLPX \& LINE EIA INIF


001
001
001
A/F
$4 / 2$
A/R
$\alpha / R$
$4 / R$
$A / R$
WL CA INT ECOO/1220/1210 4063/4020
L/K W/L INI FOK $4003-4032$ R/O MLUEM
A/R . WL IEST PLUG PAD BD $1210 / 2 \mathrm{C} / \mathrm{A} 20$
A/R WL TEST PLUG 820,1210/20,40:03-402
A/R HL CA INT EIA 4-4002
A/K WL IEST PLUG N/40ウ1 JG 12001000
ARR WL IEST PLUG $1200 / 1230 / 8004062$
001
R.SSY DUC PKG 4062.63

SCHCAAIIC E6:.D MIEX LUGIC
SCHLHAIIC, $40 \in O$ SEKIES PUIES $\&$ ma
hi Ca liil (1) N12/E 40́OU,02
WLL CA INT (z) N12/8 6060,62
WL CA INT (j) N13288 4060,62
HL CA INI (4) NI2JE 4060,62
HL CA INT N12/8 4063
HL CA INT HEOO/1200 4063/4020

005000243
008000255
00800226.4

008000344
014600.204






