

## NOTICE

DATA GENERAL CORPORATION (DGC) HAS PREPARED THIS DOCUMENT FOR USE BY DGC PERSONNEL AND CUSTOMERS AS A GUIDE TO THE PROPER INSTALLATION, OPERATION, AND MAINTENANCE OF DGC EQUIPMENT AND SOFTWARE. THE DRAWINGS AND SPECIFICATIONS CONTAINED HEREIN ARE THE PROPERTY OF DGC AND SHALL NEITHER BE REPRODUCED IN WHOLE OR IN PART WITHOUT DGC PRIOR WRITTEN APPROVAL NOR BE IMPLIED TO GRANT ANY LICENSE TO MAKE, USE, OR SELL EQUIPMENT MANUFACTURED IN ACCORDANCE HEREWITH.

DGC reserves the right to make changes in specifications and other information contained in this document without prior notice, and the reader should in all cases consult DGC to determine whether any such changes have been made.

THE TERMS AND CONDITIONS GOVERNING THE SALE OF DGC HARDWARE PRODUCTS AND THE LICENSING OF DGC SOFTWARE CONSIST SOLELY OF THOSE SET FORTH IN THE WRITTEN CONTRACTS BETWEEN DGC AND ITS CUSTOMERS. NO REPRESENTATION OR OTHER AFFIRMATION OF ACT CONTAINED IN THIS DOCUMENT INCLUDING BUT NOT LIMITED TO STATEMENTS REGARDING CAPACITY, RESPONSE-TIME PERFORMANCE, SUITABILITY FOR USE OR PERFORMANCE OF PRODUCTS DESCRIBED HEREIN SHALL BE DEEMED TO BE A WARRANTY BY DGC FOR ANY PURPOSE, OR GIVE RISE TO ANY LIABILITY OF DGC WHATSOEVER.

IN NO EVENT SHALL DGC BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS DOCUMENT OR THE INFORMATION CONTAINED IN IT, EVEN IF DGC HAS BEEN ADVISED, KNEW OR SHOULD HAVE KNOWN OF THE POSSIBILITY OF SUCH DAMAGES.

CEO, DASHER, DATAPREP, ECLIPSE, ENTERPRISE, INFOS, MANAP, microNOVA, NOVA, PROXI, SUPERNOVA, ECLIPSE MV/4000, ECLIPSE MV/6000, and ECLIPSE MV / 8000 are U.S. registered trademarks of Data General Corporation. AZ-TEXT, DG/L, ECLIPSE MV/10000, GW/4000, GDC/ 1000 GENAP, PRESENT, REV-UP, SWAT, TRENDVIEW, DEFINE, SLATE, microECLIPSE, BusiPEN, BusiGEN, BusiTEXT, and XODIAC are U.S. trademarks of Data General Corporation.

Copyright © Data General Corporation, 1981, 1982, 1983
All Rights Reserved

# Fundamentals of Small Computer Programming 


CHAPTER 1 INTRODUCTION TO MINICOMPUTERS
Machines ..... 1-1
Physical Process Machines ..... 1-1
Intellectual Process Machines ..... 1-1
Computers ..... 1-2
Memory ..... 1-4
Read Only ..... 1-4
Read/Write ..... 1-4
Central Processing Unit ..... 1-8
Input/Output Interface ..... 1-10
Review Quiz ..... 1-11
CHAPTER 2 BINARY - THE LANGUAGE OF THE COMPUTER
Numbering Systems ..... 2-1
Decimal Numbering System ..... 2-2
Digits ..... 2-2
Overflow and Carry-In ..... 2-3
Digit Position ..... 2-3
Binary Numbering System ..... 2-5
Digits ..... 2-5
Overflow and Carry-In ..... 2-5
Digit Position ..... 2-5
Octal Numbering System ..... 2-6
Digits ..... 2-7
Overflow and Carry-In ..... 2-7
Digit Position ..... 2-7
Converting Numbers Between Bases ..... 2-8
Converting from Decimal to Another Base ..... 2-8
Converting from Other Bases to Decimal ..... 2-12
Converting Between Octal and Binary ..... 2-16
Arithmetic ..... 2-18
Decimal Addition ..... 2-18
Binary Addition ..... 2-20
Overflow and Carry-In ..... 2-20

## CHAPTER 2 - BINARY - THE LANGUAGE OF THE COMPUTER (Continued)

Subtraction ..... 2-21
Complementary Arithmetic ..... 2-21
Ten's Complement ..... 2-24
Two's Complement ..... 2-25
Eight's Complement ..... 2-27
Binary Subtraction ..... 2-27
Octal Subtraction ..... 2-29
Signed Number Representation ..... 2-29
Sign Bit Definition ..... 2-29
Range of Signed Numbers ..... 2-32
Logical AND ..... 2-3
Logical OR ..... 2-34
Logical Exclusive OR ..... 2-36
CHAPTER 3 - PROGRAMMING FUNDAMENTALS AND BASIC CONCEPTS
Computer Program ..... 3-1
Problem Definition ..... 3-2
Algorithm ..... 3-3
Flowchart ..... 3-5
Basic Concepts ..... 3-14
Tables ..... 3-14
Pointers ..... 3-14
Counters ..... 3-15
CHAPTER 4 - THE INSTRUCTION SET
I/O Instructions ..... 4-2
Special Mnemonic Instructions ..... 4-8
Memory Reference Instructions ..... 4-8
Addressing ..... 4-9
STA ..... 4-16
ISZ ..... 4-17
DSZ ..... 4-18
JMP ..... 4-22
Indirect Addressing ..... 4-26
Auto Indexing ..... 4-32
Arithmetic and Logic Instructions ..... $4-38$
$4-53$
CHAPTER 5 - I/O DEVICE HANDLING
Program Interrupts ..... 5-1
Example ..... 5-3
Power Monitor and Auto-Restart ..... 5-16
Data Channel ..... 5-17
APPENDIX A - SAMPLE PROGRAMS
GCHAR ..... A-2
PCHAR ..... A-3
PRINT ..... A-4
BNOCT ..... A-7
BNDEC ..... A-9
APPENDIX B - PROGRAMMING TRICKS
Programming Tricks ..... B-1
APPENDIX C - INSTRUCTION MNEMONICS
Numeric Listing ..... C-1
Alphabetic Listing ..... C-5
APPENDIX D - IN-OUT CODES
In-Out Devices ..... D-2
Teletype Code ..... D-4
1.1 MACHINES
1.1 .1

Physical Process Machines
1.1 .2

Intellectual
Process Machines

By just about any definition, a computer is a machine. According to Marvin Minsky, professor of electrical engineering at MIT, a machine may be defined as "the realization in material of an abstract concept." ${ }^{1}$ Let's use an every day example. Consider the simple act of cutting grass. A machine called a lawn mower is what takes this abstract concept and makes it very real. So the lawn mower is the realization of the abstract concept of cutting grass.

In its function of cutting grass, the lawn mower is the mechanization of a process. The lawn mower, like most other machines before the advent of the computer, performed physical processes. That is, the machine controlled the transformation and use of energy.

With the advent of the computer came a machine that would perform an intellectual process. That is, the computer controls the transformation and use of information. As an intellectual processor, the computer must do three types of operations in order to work with information. The computer must:

1. Get information from and give information to the environment.
2. Transform information from one form to another.
3. Remember information for future recall.

1 Marvin Minsky, Computation - Finite and Infinite Machines.
Prentice - Hall, Englewood Cliffs, NJ, 1967.

| ```1.1.2 Intellectual Process Machines (Continued)``` | Relating these three types of operations to ourselves as information processors, consider the job of getting up in the morning: |
| :---: | :---: |
|  | 1. Ears hear an alarm. |
|  | 2. Brain perceives this noise as much louder than other noises; therefore, it must be important. |
|  | 3. Brain checks with memory for a record of such noises. |
|  | 4. Brain gathers all the available memory data about such a noise, and attempts to match a memory pattern to the input noise. |
|  | 5. After the match is found, the brain directs the body to turn off the alarm and get up. |
| 1.2 | The three types of operations that the |
| Computers | computer must do, as an intellectual |
|  | processor, in order to work with information, can be directly related to the |
|  | three main sections of the computer: |
|  | 1. Central Processing Unit (CPU) transforms information from one form to another. |
|  | 2. Input/Output (I/O) interacts with the environment; acts as the CPU's sensors. |
|  | 3. Main Memory remembers information for future recall. |
|  | Figure 1.1 shows the relationship of these three units to each other. |



Figure 1.1 System Block Diagram

| $1.2$ <br> COMPUTERS <br> (Continued) | Because the computer has no intelligence of its own, it must be told to perform every task desired of it. It is the Central Processing Unit (CPU) that is the heart of the computer. The CPU is the main director of computer operations in that it deciphers all instructions to the computer in such a manner as to accomplish the desired task. <br> If the computer is to solve a problem or perform a function, it must have available to it all the commands and additional information necessary to accomplish the task. This information is retained in the main memory of the computer and is available for access by the CPU. <br> Let us examine memory first, so that we might better understand how it does its job of remembering for future recall. |
| :---: | :---: |
| $\begin{aligned} & 1.2 .1 \\ & \text { Memory } \end{aligned}$ | There are two basic types of main memory: read/write and read only. |
| $\begin{aligned} & 1.2 .1 .1 \\ & \text { Read Only } \end{aligned}$ | Read only memory (ROM) is analagous to a reference manual. The information it contains is accessible, but for practical purposes, unalterable. Read only memory might be used for storage of frequently used constants and subroutines, or for storing information permanently, where the loss of the information would be catastrophic. Because of the physical nature of a ROM, execution of a program stored in read only memory is usually significantly faster than execution of the same program stored in read/write memory. |
| $\begin{aligned} & \text { 1.2.1.2 } \\ & \text { Read/Write } \end{aligned}$ | Read/write memory contains physical elements that are capable of having information read out of them, and of having new information stored into them. In other words, it is possible to read from and write into this type of memory. |

A common read/write memory element is the magnetic core. It is a donut-shaped piece of ferromagnetic material with a wire running through it. By passing a direct current through the wire, it is possible to magnetize the core.

By reversing the energizing current in the wire, it is possible to change the magnetization of the core. Thus, a core magnetized in one direction has a value of 1 , and a core magnetized in the other direction has a value of 0 . We are able to read from this memory by detecting the polarity of magnetization, and we are able to write into memory by energizing the wire in the appropriate direction.

A commonly used analogy for understanding read/write memories is that of the pigeonholes in the post office. In the following statements, the underlined terms refer to read/write memories, while information within parenthesis refers to the pigeonhole analogy.

In memory every location (box) has its own unique address (1432 Franklin Park Circle).

What lives at that address (i.e., its contents) is called data (the Joneses).

Many people come to 1432 Franklin Park Circle, and visit with the Joneses (some go away with a picture of the Joneses) but when they go, (the Joneses are still there). So too, you can read from memory without changing its content.

If the stork comes, they may (gain a Jones) or if the preacher comes they may (lose a Jones); with such minor modifications they are (still basically the Joneses).

```
However, if they fail to make their mortgage
payments, the Joneses may not live at
1432 Franklin Park Circle anymore; (the old
residents may be replaced by new ones).
The content of an address has been referred
to as data. Data can be one of three things;
it depends upon who is calling:
a. An instruction (daddy). When the CPU
    needs to know what to do next, it uses
    the program counter to call on memory.
b. An address (husband). When the CPU
    needs to know where to look, it uses
        the instruction register or indeed the
        content of one memory location to call
        on another. It's sort of like going to
        your mother's house to find out where
        you live.
c. An operand (Tom). When the CPU has
    decided that it is at the final
    address, the content is the data to
    be manipulated in accordance with
    the instruction.
Daddy, husband, and Tom are all the same person;
it depends on who is calling as to how that
person will be addressed.
```

Table 1.A Summary of Pigeonhole Analysis

| Term | Memory | Pigeonhole |
| :---: | :---: | :---: |
| location | address | 1432 Franklin Park Circle |
| content | data | The Joneses |
|  | instruction | daddy |
|  | address | husband |
|  | operand | Tom |
|  |  |  |
| read | unaltered | still live there |
| modify | plus one, | still basically |
| modify | minus one | Joneses. |
|  |  |  |
| write | new replaces old | evicted for nonpayment |


| $1.2 \cdot 3$ <br> Central Processing Unit | Now let us take a closer look at the CPU |
| :---: | :---: |
|  | so that we might better understand how it |
|  | does its job. Figure 1.2 might represent |
|  | a typical CPU. The entries that we see |
|  | in this block diagram are as follows: |
|  | 1. Program Counter (PC) - Holds the address of the next instruction to be executed. |
|  | 2. Instruction Register (IR) - Holds a copy of the current instruction for decoding and execution. |
|  | 3. Arithmetic and Logic Unit (ALU) That's where the number crunching takes place; where all data manipulation takes place. |
|  | 4. Accumulators (AC) - An internal, easily-accessible, limited-storage area for the temporary storage and manipulation of operands. This type of storage is often referred to as scratch-pad memory. |
|  | 5. Carry (CRY) - An arithmetic extension of the ALU used to indicate overflow; a carry out of the most significant digit. |
|  | 6. Memory Address register* (MA) Keeps track of the last address that was referenced. |
|  | 7. Memory Buffer register* (MB) - Contains the content of the last address that was referenced. |
|  | 8. Console - This term should not be confused with the Teletype ${ }^{(8 * *}$ keyboard. |
| * Each memory also contains its own MA and MB registers. <br> ** Teletype is a registered trademark of Teletype Corporation, Skokie, Illinois. |  |
|  |  |


| MEMORY ADDRESS (MA) * | PROGRAM COUNTER <br> (PC) | MEMORY BUFFER (MB) |
| :---: | :---: | :---: |
| CARRY <br> (CRY) |  | ARITHMETIC AND LOGIC UNIT (ALO) |
| INSTRUCTION REGISTER (IR) |  | ACCUMULATORS <br> (AC) |
| C 0 | S 0 L |  |

* Each memory also contains its own MA and MB registers.

Figure 1.2 Typical CPU
1.2 .3

Central Processing Unit (Continued)

## 1.2 .4

Input/Output
Interface

The console contains the switches for controlling the operation of the computer. There are switches for starting, stopping, resetting, and examining the various components of the system. In addition, a number of indicator lights are provided on the console to allow the computer operator to determine visually the status of the computer at any time. As well as being the manual control panel for the computer, the console enables the programmer to follow the execution of his program to detect any flaws, or bugs, in the program. The console is actually a manual control panel connected to the input/output facilities, supplying information to the CPU, and displaying information from the CPU.

The third section of the computer is the input/output interface. This is the section that connects the CPU with its environment to provide the channel for the flow of information from the outside world into the computer, and vice versa. This section connects to, and controls, such devices as keyboards, printers, paper tape punches, paper tape readers, magnetic tape recorders, magnetic discs, magnetic drums, CRT displays, analog to digital converters, digital to analog converters, card readers, card punches, etc.

Through the I/O section, the CPU can obtain and retain data and/or additional instructions from the outside world. This is known as the interactive portion of the computer.

1. The computer controls the transformationand use of
$\qquad$
2. The three main sections of a computer are:a.b.
c.
3. The pigeonhole analogy is used toillustrate that $R / W$ memory was designedby the post office. True or False.(Circle one.)
4. The content of a memory location ..... can
be one of three things:
a.c.
5. "Scratchpad memory" is used to handlethe overflow from main memory.True or False. (Circle one.)
6. The indicator for arithmetic overflow is called

$\qquad$
-.
7. The purpose of the console istwofold:a. manual controlb.

$\qquad$
8. The term that applies collectivelyto all I/O devices is:
$\qquad$
Check your answers on the next page.
Chapter 1Review Quiz
Answers

1. Information
2. a. Input/output
b. CPU
c. Memory
3. False
4. a. Instructionb. Addressc. Operand
5. False
6. Carry or CRY
7. Display
8. Peripherals
2.1 NUMBERING SYSTEMS
```
Since all of the information that passes
through a computer is in the form of numbers,
and since all of the instructions that the
computer executes are also in the form of
numbers, it is helpful to have a basic
understanding of the number systems that
a computer uses.
A number system is just one type of
information system. Information systems
in general are simply abstract concepts
represented by symbols and interpreted
according to a set of rules. Table 2.A
below lists various systems of symbols
and their associated rules for interpretation.
```

Table 2.A Symbols and Rules

| Symbols | Rules |
| :--- | :--- |
| A-Z et.al. | Grammar |
| $0-9$ et.al. | Morse Code |
| $f b q$ | Mathematics |

To understand the symbols, you've got to learn and adhere to the rules.

The number system that the computer uses, called the binary numbering system, follows the same set of rules as the number system with which we are most familiar: the decimal numbering system. The primary difference is in the number of distinct marks or digits that exist within each system. As their names imply, the DECimal system has ten distinct marks and the BInary system has two distinct marks.
2.1

NUMBERING
SYSTEMS
(Continued)

## 2.2

DECIMAL
NUMBERING
SYSTEM
2.2 .1

Digits

Before we look at the rules for interpreting these numbering systems, why do you suppose binary, a system with only two digits, became the language of the computer? Actualiy, early analog computers attempted to use the decimal numbering system.

As you look around you'll notice that many physical devices have two states:

- The light bulb j.s on or off.
- The door is open or closed.
- A memory core is magnetized in one direction or the other.
- A switching circuit is either saturated or cutoff.
- The answer to number five is true or false.
- This is getting ridiculous, yes or no.

The purpose of the last two entries is to show that the two-state world is not restricted to physical devices. Indeed, some of the most complex problem-solving can be broken down into a series of yes-no questions.

Now down to the business at hand. To more easily understand the binary numbering system, let's start by reviewing the one with which we are most familiar.

The decimal numbering system contains ten distinct marks, called digits:

$$
0,1,2,3,4,5,6,7,8,9
$$

```
2.2.1
Digits
(Continued)
```


### 2.2.2

Overflow and
Carry-In

Each digit from left to right is the result of increasing the value of the previous digit by "1;" e.g.,


What happens when the largest digit, nine, is increased by one? This is the very basic concept that most of us missed in learning by rote. Nine plus one is not ten; when one is added to the largest digit, it results in an overflow condition. That is, a zero is recorded in this digit position and a one is carried over to the next highest digit position. There the one becomes a carry-in, or is added into the new position.
carry $\rightarrow 1$
09
+01
+01

10
2.2 .3

Digit
Position

$$
+
$$

The concepts of overflow and carry-in have introduced a new concept: positional value. The value of a digit depends upon the digit's position within the number. In the number 1234, the digit 2, although a lesser digit than 4, has a greater value because of its position within the number.

The value of a position, called its weight, indicates a power of the base* or, how many times the base* has been multiplied by itself.


1234

* Base refers to the number of distinct digits; in decimal, it's ten.

```
2.2.3
Digit Position
(Continued)
```


2.3

BINARY
NUMBERING SYSTEM
2.3.1

Digits
2.3.2

Overflow and
Carry-In
2.3.3

Digit Position

Now let's apply the concepts to the Binary numbering system.

The distinct marks, called digits, are:

$$
0,1
$$

Each digit is the result of increasing the previous digit by "1;" e.g.,

| 0 | 1 <br> +1$\quad+1$ |
| ---: | ---: |
| 1 | $?$ |

The largest digit plus one results in a zero and a one carry to the next digit position:

1
+1
$\overline{10}$
The value of a position indicates its power of the base.


A digit's value depends upon its position within the number.


## 10101

As in the decimal numbering system, the power of the base can be thought of as the number of zeroes to the right of the digit 1.

### 2.3.3

Digit Position (Continued)

## 2.4

OCTAL
NUMBERING
SYSTEM

For example:

| decimal | binary |
| :--- | :--- |
| $10^{2}=100$ | $2^{2}=100$ |
| $10^{3}=1000$ | $2^{3}=1000$ |
| $10^{4}=10000$ | $2^{4}=10000$ |

The type of thinking applied in the previous statement helps us over the hump of saying $2^{2}=4$ or $2^{3}=8$. That type of thinking was fine in decimal but becomes a stumbling block when we go to other bases.

While the computer uses binary because of its simplicity, we as humans can't handle all that simplicity all at once. In other words, it becomes very cumbersome when you have to represent even relatively small quantities with binary numbers. For instance, if you give me $11010_{2}$ cents for a $39_{10}$ cent item, one of us is getting a deal. What we need is a system that will reduce all those 1 s and 0 s into something more manageable. There are actually two equally suitable alternatives, a base sixteen numbering system and a base eight numbering system. This book is only going to deal with the base eight numbering system, otherwise known as octal. At this time we will introduce octal using the same concepts that were established for decimal and then used to introduce binary. In the next section where we convert numbers from one base into other bases, we will see why octal is referred to as binary shorthand.

Now let's apply the concepts established for decimal to the octal numbering system.
2.4 .1

Digits
2.4 .2

Overflow and Carry-In
2.4.3

Digit Position

The distinct marks, called digits, are:

$$
0,1,2,3,4,5,6,7
$$

Each digit is the result of increasing the previous digit by "1;" e.g.,


The largest digit plus one results in a zero and a one carry to the next digit position:

$$
\begin{array}{r}
7 \\
+1 \\
\hline 10
\end{array}
$$

The value of a position indicates its power of the base.


A digit's value depends upon its position within the number


Doesn't it look amazingly like decimal! Why shouldn't it? The digits are the same (as far as they go; there is no 8 or 9 in octal), and the rules are the same. If you have trouble accepting this, I think what is probably blowing your mind is the fact that:

$$
\begin{aligned}
8^{2} & =100 \text { not } 64, \\
8^{1} & =10 \text { not } \\
8^{3} & =1000 \text { not } 512 .
\end{aligned}
$$

2.4 .3

Digit Position (Continued)

## 2.5

CONVERTING
NUMBERS
BETWEEN BASES
2.5 .1

Converting
from Decimal
to Another
Base

```
Just as a point in passing for those who
have never seen it before, the distinct
marks of the hexadecimal numbering
system are:
    0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B
    C, D, E, F.
Since most of us are used to working in
decimal, yet the computer "speaks" binary,
and octal is most often used as a compromise,
we are going to have to know how to convert
numbers of one base into other bases. So,
let's establish the rules.
The procedure for converting a decimal
number to some other base B is:
1. Divide the decimal number by }B\mathrm{ , and
    separate the answer into a quotient
    and a remainder.
2. Record the remainder.
3. Divide the quotient by }B\mathrm{ , and separate
    the answer into another quotient and
    a remainder.
4. Repeat Steps 2 and 3 until a quotient
    of O is obtained.
5. Record the remainders in the reverse
    order of their occurrence. The result
    is the converted number.
Examples: Convert to base 2.
```

                                    \(21=10101\)
                                    \(10 \quad 2\)
    | 2 | $\boxed{21}$ |  |
| :--- | ---: | :--- |
| 2 | $\boxed{10}$ | 1 |
| 2 | $\boxed{5}$ | 0 |
| 2 | $\boxed{2}$ | 1 |
| 2 | $\boxed{1}$ | 0 |
|  |  | 0 |
|  |  | 1 |

reverse order of occurrence
2.5.1

Converting from Decimal to Another

## Base

(Continued)

Example: Continued


reverse order of occurrence
$17_{10}={10001_{2}}$
reverse order of occurrence

Try it yourself.

$$
{ }_{10}=L_{2}
$$

39

Try another one.

2.5 .1 Converting from Decimal to Another Base (Continued)

Now let's take the same decimal numbers, and the same rules and convert to base 8.

$$
21_{10}=25_{8}
$$


reverse order of occurrence
Proof:


$$
{ }_{10} 559_{8}=403_{8}
$$

| $8 \longdiv { 2 5 9 }$ |  |
| :--- | :--- |
| $8 \longdiv { 3 2 }$ | 34 |
| $8 \longdiv { 4 }$ | 0 |
|  | 0 |

reverse order of occurrence

## Proof:

$$
\left.\right|^{403}{ }^{8}{ }^{8} \times_{10}^{0}=3 \times 8_{10}^{2}=4 \times 64=\frac{256}{10}
$$

## 2.5 .1

Converting from Decimal to Another Base (Continued)

## $7_{10}=21$ 8

$8 \longdiv { 1 7 }$
$8 \longdiv { 2 } \quad 1 \uparrow$ reverse order of occurrence

Proof:

$$
\begin{aligned}
& \left.\right|^{21} 8 \times 8^{0}=1 \times 1=1 \\
& \longrightarrow 2 \times 8^{1}=2 \times 8=\frac{16}{17}
\end{aligned}
$$

Try it yourself.

$$
3_{10}=\square_{8}
$$

## $8 \longdiv { 3 9 }$

Try another one.


## 2.5 .2

Converting from Other Bases to Decimal

Being able to convert decimal numbers into other bases may prove helpful if you have to enter information through the console data switches. By the same token, if you have to interpret the console data display, it may prove helpful to convert numbers from other bases $B$ into their decimal equivalent.

The procedure for converting a base $B$ number to decimal is:

1. Start with the most significant digit.
2. Multiply by B.
3. To the result, add the next least significant digit. 0
4. Repeat Steps 2 and 3 until the $B$ digit gets added by Step 3. The last step in the sequence is always an addition.

If the procedure works, the least it ought to do is convert base 10 numbers to decimal. Let's give it a try:

2.5 .2 Converting from Other Bases to Decimal (Continued)

How about that, sports fans! If the sequence doesn't look familiar, look back on page 2-4. Now let's try it for binary and octal.

2.5.2 Converting from Other Bases to Decimal (Continued)

Now it's your turn. Use the numbers that you got as answers to the problems on page 2-11.

$$
3_{10}=\prod_{8} \text { and } 123{ }_{10}=\square_{8}
$$

Convert the missing octal numbers back to decimal using the method shown above.

Given enough room, it works for binary also.

2.5.2 Converting from Other Bases to Decimal (Continued)


Now it's your turn. Use the numbers that you got as answers to the problems on page 2-11. $39_{10}=$ 10


Convert the missing octal numbers back to decimal by using the method shown above.

| ```2.5.3 Converting Between Octal and Binary``` | Of the various conversions between bases, the one we use most often hasn't been discussed, yet it is the easiest conversion to do. The conversion of octal numbers to binary and vice versa is based on one simple fact: $2^{3}=8$. Let's examine the binary counting sequence alongside the octal counting sequence |
| :---: | :---: |
|  | Binary Octal |
|  | 0 + 1 |
|  | $\begin{aligned} 1 & = \end{aligned} \quad 1$ |
|  | 10 $+\quad 1$ |
|  | $\begin{array}{r} 11 \\ +\quad 1 \end{array} \quad=\quad 3$ |
|  | $\begin{array}{r} 100 \\ +\quad 1 \end{array} \quad 4$ |
|  | 101 $+\quad 1$ |
|  | $\begin{array}{r} 110 \\ +\quad 1 \end{array} \quad=\quad 6$ |
|  | $\begin{array}{r} 111 \\ +\quad 1 \end{array} \quad=\quad 7$ |
|  | 1000 = 10 |
|  | If we take the binary numbers that have been equated to octal numbers and append leading zeroes to make all binary numbers three-digit numbers, we observe the following: |
|  | Binary Octal |
|  | 0000 |
|  | 001 1 |
|  | 0102 |
|  | 0113 |
|  | 100 |
|  | 1015 |
|  | 1106 |
|  | 1117 |
|  | $1000=2^{3}=8=10$ |

2.5 .3

Converting
Between
Octal and Binary (Continued)

Even more interesting, at the same time that the binary numbering system runs out of numbers that it can record using three digits, so the octal numbering system runs out of numbers that it can record with one digit. This three-to-one relationship is the whole key to binary to octal conversion. The only thing you have to "memorize" is the binary equivalent for $0-78$ shown above. Most people would tell you, "It's as simple as one, two, three." But in this case, it's as simple as three-to-one.

Examples:

| 100 | 011 | 010 | $\frac{001}{4}$ |
| :---: | :---: | :---: | :---: |

On the previous pages you converted the same decimal numbers into both binary and octal. Now, by the method shown above, see if your binary and octal answers agree with each other. Don't be afraid to add leading zeroes if necessary to maintain the three-to-one relationship.

1. $\quad 21_{10}=\frac{010}{2} \frac{101}{58} 2$
2. $\begin{aligned} 259_{10} & =\square \\ & =\square\end{aligned}$
3. $\quad \begin{aligned} 17_{10} & =\square \\ & =\square\end{aligned}$
4. $\quad 39_{10}=\square 8$
$=\longrightarrow 2$
2.5.3

Converting
Between
Octal and Binary
(Continued)
2.6

ARITHMETIC
2.6.1

Decimal
Addition

$$
\text { 5. } \quad \begin{aligned}
123_{10} & =\underbrace{2} \\
& ={ }^{2}
\end{aligned}
$$

Now that we have become so adept at manipulating numbers from one base to another, let's try performing arithmetic operations on numbers of the same base.

The addition of binary numbers follows the same procedure as the more familiar addition of decimal numbers.

To add two decimal numbers, proceed as follows:

1. Add the right-most digit of each number to obtain a sum digit and a carry digit.
2. Record the sum digit.
3. Add the next right-most digit of each number, plus the carry digit left from the previous addition, and obtain another sum digit and carry digit.
4. Repeat Steps 2 and 3, proceeding from right to left, until all the digits have been added.
5. The number constructed from the individual sum digits is the final sum.
2.6 .1

Decimal
Addition
(Continued)


Thus $566+624=1190$

2.6 .3 Overflow and Carry-In (Continued)


## 2.6 .4

SUBTRACTION
2.6.4.1

Complementary
Arithmetic

In the previous section, the concept of "maximum allowable number of digits" was introduced. This concept is of great importance in the understanding of complementary arithmetic.
2.6.4.1

Complementary Arithmetic

```
If the maximum allowable number of digits
is six, for example, then the decimal numbers
\begin{tabular}{llllllll} 
& 0 & 9 & 8 & 6 & 3 & 2 & 7 \\
and & 1 & 9 & 8 & 6 & 3 & 2 & 7
\end{tabular}
represent the same magnitude since the
left-most digit is an indication of over-
flow, and adds nothing to the value of the
right-most, maximum six digits.
The normal counting sequence from zero is
as follows:
\begin{tabular}{llllll}
0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 1 \\
0 & 0 & 0 & 0 & 0 & 2 \\
0 & 0 & 0 & 0 & 0 & 3
\end{tabular}
            -
\begin{tabular}{lllllll} 
& & 9 & 9 & 9 & 9 & 9 \\
& & 7 \\
& 9 & 9 & 9 & 9 & 9 & 8 \\
& 9 & 9 & 9 & 9 & 9 & 9 \\
1 & 0 & 0 & 0 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 & 0 & 0 & 1
\end{tabular}
Notice that if 1 is added to the largest number, 999999, zero is obtained and the normal counting sequence is recycled.
What happens if the counting sequence is reversed?
\begin{tabular}{llllll} 
& & & \(\bullet\) & & \\
0 & 0 & 0 & 0 & 0 & 3 \\
0 & 0 & 0 & 0 & 0 & 2 \\
0 & 0 & 0 & 0 & 0 & 1 \\
0 & 0 & 0 & 0 & 0 & 0 \\
9 & 9 & 9 & 9 & 9 & 9 \\
9 & 9 & 9 & 9 & 9 & 8 \\
9 & 9 & 9 & 9 & 9 & 7
\end{tabular}
Here, notice that when 1 is subtracted from zero, the number simply cycles back to 999999. To our way of thinking, 1 subtracted from zero is a minus 1 , or a negative one. Regardless of what you call it, in a cyclic system of
```


### 2.6.4.1

Complementary Arithmetic (Continued)

```
counting, numbers equidistant from either side
of zero are referred to as complementary
numbers. Therefore, in the six digit system
shown here, 1 and 999999 (-1) are complementary
numbers, 2 and 999998 (or -2) are complementary
numbers. As a matter of fact, any pair of
numbers which added together total zero (in a
cyclic system) are complementary numbers.
To obtain the complement of a number, it is
not necessary to count forwards and backwards
from 000000. Simply subtract the number from
the largest possible number +1.
For the six-digit maximum numbers used here,
the largest possible number is 999999, and
the largest possible number +1 is 1000000.
Find the complement of 000004.
10}000000000(largest possible number +1)
- 0 0 0 0 4 (minus the number)
    9
Find the complement of 923156.
10}0000000
- 9 2 3 1 5 6 (number)
    0
Find the complement of 000000.
10}00000000
-000000
10000000
```

| 2.6.4.2 | The complementary numbers obtained in the |
| :---: | :---: |
| Ten's | preceeding examples are more correctly |
| Complement | referred to as the $10^{\prime} \mathrm{s}$ (ten's) complement |
|  | of the number ( 999996 is the $10^{\prime} \mathrm{s}$ complement |
|  | of 000004, etc.). This further description |
|  | of the complement is used to indicate the value |
|  | from which the number was subtracted to obtain |
|  | the complement. The complement of a six-digit |
|  | number is obtained by subtracting that number |
|  | from $10^{6}$. This value is the next power of |
|  |  |
|  | It is interesting to note that the original |
|  | number was subtracted from the largest possible |
|  | number +1 in order to obtain the $10^{\prime} \mathrm{s}$ complement. |
|  | The same result could be obtained if the number |
|  | is subtracted from the largest possible number, |
|  | and 1 added to the answer. |
|  | Find the 10's complement of 923156. |
|  | 9999989 (largest possible number) |
|  | - 9 2 3101560 (number) |
|  | $\begin{array}{llllll}0 & 7 & 6 & 8 & 4 & 3\end{array}$ |
|  | + 1 (plus 1) |
|  | $\begin{array}{lllllll}0 & 7 & 6 & 8 & 4 & 4\end{array}$ |
|  | NOTE: 076843 is known as the g's complement |
|  | of 923156 . |
|  | Therefore, an easier method of finding the |
|  | 10's complement of a number is as follows: |
|  | 10's complement of $X=9$ 's complement of |
|  | X plus 1 |

Find the 10 's complement of 000000 .

2.6.4.3

Two's Complement (Continued)

| Therefore, the $2^{\prime \prime} s$ complement of a binary number may be obtained as follows: |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2's complement of $X=1$ 's complement of $X_{2}$ |  |  |  |  |  |  |  |  |  |  |  |
| plus 1 |  |  |  |  |  |  |  |  |  |  |  |
| Find the 2 's complement of 101110 |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{lllllll} 1 & 1 & 1 & 1 & \begin{array}{c} \text { (largest possible } \\ \text { number) } \end{array} \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{llllllll} 0 & 1 & 0 & 0 & 0 & \begin{array}{l} 1 \\ + \end{array} & \begin{array}{l} (1 \text { 's complement of } X \end{array} \\ & & & \\ (\text { plus } 1) \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |
| 01000010 ( 2 's complement of $X$ ) |  |  |  |  |  |  |  |  |  |  |  |
| Find the 2 's complement of 000000 |  |  |  |  |  |  |  |  |  |  |  |
| 1 1 1 1 1 1 1 (largest <br> 0 <br> 0 0 0 0 0 0 $(X)$ possible  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
| 1 1 1 1 1 1 1 <br> + 1     $\quad$$\binom{$ (1's complement of }{ (plus } |  |  |  |  |  |  |  |  |  |  |  |
| 100000000 (2's complement of X ) |  |  |  |  |  |  |  |  |  |  |  |
| Looking closely at the 1's complements of the numbers in the last three examples, we see that the 1's complement of the number is the number with all the 0 s changed to 1 s and the 1 s changed to 0 s . |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
| Find the 2's complement of 1110110.$\begin{array}{llllllll} 1 & 1 & 1 & 0 & 1 & 1 & 0 & \text { (X) } \\ 0 & 0 & 0 & 1 & 0 & 0 & 1 & \begin{array}{l} \text { (1's complement of } X) \\ \end{array} \\ & & & & & 1 & \begin{array}{l} \text { (plus } 1) \end{array} \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
| Find the 2's complement of 0000000 |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{lllllllll} 0 & 0 & 0 & 0 & 0 & 0 & 0 & \text { (X) } \\ 1 & 1 & 1 & 1 & 1 & 1 & 1 & \text { (1's complement of } X \text { ) } \\ & & & & 1 & \text { (plus } 1 \text { ) } \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
| 100000000 (2's complement of X ) |  |  |  |  |  |  |  |  |  |  |  |

2.6.4.4

Eight's Complement
2.6 .5

Binary
Subtraction

Applying the rules of complementation to octal numbers, we see that the 8's complement of a number is the 7's complement of the number, plus 1.

Find the $8^{\prime \prime}$ s complement of 77341.


[^0]2.6 .5

Binary
Subtraction (Continued)


```
2.6.6
Octal
Subtraction

\section*{2.7}
```

SIGNED NUMBER
REPRESENTATION

```
2.7 .1

Sign Bit
Definition
```

Octal subtraction (A - B) may be performed

```
Octal subtraction (A - B) may be performed
by adding A to the 8's complement of B.
by adding A to the 8's complement of B.
Perform 6275 - 31
Perform 6275 - 31
Add leading 0's 6275 % - 00318
Add leading 0's 6275 % - 00318
    6275 (A)
    6275 (A)
    +7747 (8's complement of B)
    +7747 (8's complement of B)
    16244
    16244
6275-31 = 6244
6275-31 = 6244
Perform 70008 - 76 8
Perform 70008 - 76 8
\begin{tabular}{rl}
7000 & (A) \\
+7702 & (8's complement of B)
\end{tabular}
16702
16702
7000-76=6702
```

7000-76=6702

```
```

7000 (A)

```
7000 (A)
positive and negative numbers is required,
positive and negative numbers is required,
some method to indicate the sign of the
some method to indicate the sign of the
number must be employed. In written text,
number must be employed. In written text,
this is done with the + and - signs. The
this is done with the + and - signs. The
computer, however, works with binary numbers
computer, however, works with binary numbers
and would not easily recognize a + or - sign.
and would not easily recognize a + or - sign.
Another method must be used to indicate the
Another method must be used to indicate the
sign of the number. One possibility is to
sign of the number. One possibility is to
define the left-most bit of the binary number
define the left-most bit of the binary number
as the sign indicator or sign bit. A one (1)
as the sign indicator or sign bit. A one (1)
in this position indicates that the
in this position indicates that the
number represented by the bits to the right
number represented by the bits to the right
is negative; a zero (0) indicates that
is negative; a zero (0) indicates that
the number is positive. Using this technique
the number is positive. Using this technique
of signed number representation, the sign bit
of signed number representation, the sign bit
is followed by the absolute value of the
is followed by the absolute value of the
number. Another method of representing
number. Another method of representing
signed numbers employes the concept of
```

signed numbers employes the concept of

```
```

2.7.1
Sign Bit
Definition
(Continued)

```
```

complementary numbers, as described in the
previous section. It is this last method
that will be pursued further here.
If the maximum allowable number of bits is
4, then the following numbers are possible:
0}0000
0
0
0
0}110
0}1100
0}1111
0}1111
10}0
1}00000
1}00110
1 1 0}
1 0 1
1}11111

```
This set of 16 numbers is cyclic because adding
1 to 1111 brings us back to 0000 .
Also, subtracting 1 from 0000 , gives us 1111.
If this set of numbers is said to contain only
positive values, then the range of values is:
    0000 through 1111
or
    \(0_{10}\) through 1510
Suppose we divide this set in half, and define
one half as representing positive values, and
the other half negative values (column A). Also,
let's restack the set so that 0000 is at the center
(column B). Column C represents the decimal
equivalent of column \(B\).

2.7 .1

Signed Bit
Definition
(Continued)
2.7 .2

Range of Signed Numbers

Note that in this example the desired result was not obtained because the range has been exceeded. 1001 represents -7 , not +9 .

In the 4-bit number set of the previous section, the range of unsigned numbers is as follows:

0000 through 1111
0 through 15
\({ }^{0} 10\) through 15
\({ }_{8}{ }_{8}\) through 178
If a number set contains 16 -bit numbers, the ranges are as follows:

UNSIGNED
0000000000000000 through 1111111111111111
or
0 through 65,535
1010
or
\(0_{8} \quad\) through \(17777_{8}\)

SIGNED
1000000000000000 through 0111111111111111
or
\(-32,768_{10}\) through \(+32,767{ }_{10}\)
or
\(-100000_{8}\) through \(+077777_{8}\)


If a number set contains 8-bit numbers, the ranges are as follows:

\section*{UNSIGNED}
or

SIGNED
10000000 through 01111111
the binary number system, additional subtraction multiplicatio These additional operations are known as logical or Boolean operations.

One such logical operation is the AND function.

Consider the drawbridge in the following figure:

The bridge consists of two spans that can opened: A and B. Obviously, the path both A and B are closed.
2.8
LOGICAL AND
(Continued)
2.9

LOGICAL OR
\begin{tabular}{|c|c|c|}
\hline SPAN A & SPAN B & BRIDGE \\
\hline OPEN & OPEN & OPEN \\
\hline OPEN & CLOSED & OPEN \\
\hline CLOSED & OPEN & OPEN \\
\hline CLOSED & CLOSED & CLOSED \\
\hline \multicolumn{3}{|l|}{If the two states of each span are assigned the binary values OPEN \(=0\) and CLOSED \(=1\), this can be rewritten.} \\
\hline & & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{~A}: \mathrm{B} \\
& \hline
\end{aligned}
\] \\
\hline A & B & A ^ B \\
\hline 0 & 0 & 0 \\
\hline 0 & 1 & 0 \\
\hline 1 & 0 & 0 \\
\hline 1 & 1 & 1 \\
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{Two binary numbers can be ANDed by simply ANDing respective bits from each number.}} \\
\hline & & \\
\hline \multicolumn{3}{|l|}{Perform 10111011 ^ 00011011} \\
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{\(\begin{array}{lllllllll}1 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & \text { (A) } \\ 0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & \text { (B) }\end{array}\)}} \\
\hline & & 0000111011 \\
\hline \multicolumn{3}{|l|}{\begin{tabular}{lllllll}
\hline 0 & 0 & 0 & 1 & 1 & 0 & 1
\end{tabular}\(\quad(A . B)\)} \\
\hline \multicolumn{3}{|l|}{NOTE: Both corresponding bits in \(A\) and \(B\) must be 1 for the resulting bit A. B to be a 1.} \\
\hline \multicolumn{3}{|l|}{Consider two drawbridges spanning a river as shown below:} \\
\hline \multicolumn{3}{|l|}{} \\
\hline \multicolumn{3}{|l|}{*^ \(=\) logical AND symbol.} \\
\hline
\end{tabular}
2.9

LOGICAL OR (Continued)
\begin{tabular}{l} 
A path from one side of the river to the \\
other exists if AOR B or both is closed. \\
SPAN A \\
\cline { 1 - 2 } OPEN \\
OPEN \\
CLOSED \\
CLOSED
\end{tabular}
If we assign binary values to the states
of each drawbridge, this can be rewritten as follows:
\begin{tabular}{lll} 
& & \begin{tabular}{l} 
A OR \\
A
\end{tabular} \\
& B & \begin{tabular}{l} 
A V
\end{tabular} \\
\hline 0 & - & 0 \\
0 & 1 & 1 \\
1 & 0 & 1 \\
1 & 1 & 1
\end{tabular}
Notice that with the OR operation, if either of the corresponding bits in \(A\) or \(B\) is a 1, the resulting bit \((A+B)\) is a 1 .
Two binary numbers can be ORed by simply ORing respective bits from each number.
Perform 1011101100011011
\begin{tabular}{lllllllll}
1 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & (A) \\
0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & (B)
\end{tabular}
\begin{tabular}{llllllll}
\hline 101111011
\end{tabular}
Perform 1011101101000100
This is equivalent to \(A V 1^{\prime} s\) complement of \(A\).
\(\begin{array}{llllllll}1 & 0 & 1 & 1 & 1 & 0 & 1 & 1\end{array}\)
01000100
111111 \(\quad(A+1 ' s\) complement of \(A\) )
* \(V=\) logical inclusive OR symbol.
2.10

LOGICAL
EXCLUSIVE OR

The logical OR function described in the previous section is more precisely known as the logical inclusive OR function.

The exclusive OR function can be defined as follows: The resulting bit of \(A+B\) is a 1 if bit \(A\) does not equal bit \(B\).

Bit A 00011
Bit B 0101
\(\overline{A+B} \quad \overline{0} \overline{1} \overline{0}\)
Perform 10111011 ¢* 00011011
101111011 (A)
00001110111 (B)
\(\overline{10100000(A \oplus B)}\)

* \(\oplus=\) logical exclusive \(O R\) symbol.

PROGRAMMING FUNDAMENTALS AND BASIC CONCEPTS
3.1

COMPUTER PROGRAM
```

Now that we know what a computer is, and the
most elementary steps of talking to the computer,
it's time to start building on this until we can
get the computer to do what we want it to do.
The job that we want the computer to do is called the computer program. The procedure for writing computer programs can be broken down into five parts:

1. Problem definition.
2. Formulation of an algorithm for solving the problem.
3. Structuring of a detailed flowchart solution to the problem.
4. Translation of the detailed solution into a computer programming language.
5. Testing and debugging the computer program.
The assemblage of information from these five steps constitutes the documentation of the program. From this documentation the definition of problem could become a program abstract, an entry in a library for use by others attempting to accomplish the same task.
```

The algorithm and flowchart are of particular use to you when you write the program. They help to ensure that all phases of the problem are covered by instructions. The algorithm and flowchart are also of particular interest to you or the maintenance programmer who - six months from now - has to remember or figure out what a particular block of instructions might be doing, as a "bug" has been discovered in the program and a fix must be effected.
3.1 .1

Problem Definition

Now let's look at each of the five steps in more detail.

The definition of the problem should not be bypassed as a trivial step. In many instances, avoiding this preliminary step results in wasted time and effort on future steps. The purpose of the program must be known before proceeding.

The definition should be explicit and complete; state how many, or what to do if some phase cannot be completed, or, as encountered, does not conform.

Consider the following problem definitions in terms of the criteria just described.
1. Paint a room.
2. Sort 25 numbers.
3. Change a tire.
4. Convert binary numbers into hexadecimal equivalents.

Obviously, these statements do not qualify as definitions of problems to be solved. But, let's take one of the statements and further define it until it does qualify as the definition of a problem.

Changing a tire.
The tire is mounted on a car. The car is in your garage. There is a working bumper jack available and a spare tire in good shape - full of air. Remove the tire that is mounted on the car and replace it with the available spare.
3.1 .1

Problem Definition (Continued)
3.1 .2

Algorithm

Try another one.
Sort 25 numbers.
Given a table of known size containing random positive entries, sort the entries into ascending order. First, keep a copy of the original table; then perform the Sort on the original table.

Of the two problem definitions given above, the first one is beyond the scope of this book in terms of Steps 4 and 5 of writing computer programs. However, the second one (Sort 25 numbers.) could be carried through Step 4 (translation into programming language) and would still be within the scope of this book.

The algorithm is a step-by-step sequence to the solution of a problem. It should account for every possible condition, including any foreseeable what-ifs.

One thing you should bear in mind: there is seldom, if ever, just one solution to a problem. If the same problem were given to fifteen programmers, there would likely be fifteen algorithms to the solution of that problem. So what follows is just one programmer's solution to the problem. It may not be the best solution, but its purpose here is just to show you examples of algorithms.

Changing a Tire
1. Get the spare tire from the spare tire mount.
2. Get the bumper jack and assemble it at the corner of the car closest to the tire to be changed.
3. Secure the car, so that the car may be jacked up without danger of rolling.
3.1 .2

Algorithm (Continued)
4. Remove the wheel cover and check the ends of the lugs for a stamping of L or R, indicating a left- or righthand thread.
5. Jack the car up enough so that the pressure is off the lug nuts but the tire is still on the ground.
6. Loosen the lug nuts (left-hand thread loosens clockwise, right-hand thread counter-clockwise) about \(1 / 4\) to 1/2 turn each.
7. Now jack the car up until the tire clears the ground.
8. Remove the lug nuts the rest of the way.
9. Remove the tire.
10. Place the spare tire on over the lugs.
11. Replace the lug nuts snugly, tightening them in a 1-3-2-4 pattern for four lugs, or a 1-3-5-2-4 pattern for five lugs. Do not tighten excessively at this time, since the force required might cause the car to slip off the jack.
12. Lower the car until the tire has good traction on the ground, but is not bearing the total weight that it will receive.
13. Now finish tightening the lug nuts in the pattern established in Step 11.
14. Lower the car the rest of the way and remove the bumper jack.
15. Replace the wheel cover.
16. Return the bumper jack from whence it came.
\begin{tabular}{|c|c|}
\hline \multirow[t]{11}{*}{\begin{tabular}{l}
\[
3.1 .2
\] \\
Algorithm (Continued)
\end{tabular}} & Sort \\
\hline & 1. Set up pointers and counters. \\
\hline & 2. Transfer entry from Table 1 to Table 2. \\
\hline & 3. Repeat Step 2 until Table 2 looks like Table 1. \\
\hline & 4. Get first two entries from Table 1. \\
\hline & 5. Put the smaller of the two entries into the first position of Table 1. \\
\hline & 6. If the last entry has not been tested and positioned, get the next entry. \\
\hline & 7. Test each entry against the larger of the two values from the previous test. \\
\hline & 8. Put the smaller of the two entries into the next sequential position of Table 1. \\
\hline & 9. When the largest value is in the last position, reduce the size of Table 1 by one and go to Step 4. \\
\hline & 10. When the reduction of Step 9 indicates that Table 1 is only one entry, you are done. \\
\hline 3.1 .3 & The flowchart differs from the algorithm \\
\hline \multirow[t]{6}{*}{Flowchart} & in that the flowchart goes deeper into \\
\hline & exactly how the problem is going to be \\
\hline & solved. While the algorithm is general \\
\hline & enough to apply to anybody's computer, \\
\hline & the flowchart shows evidence of one \\
\hline & computer's instruction set \\
\hline
\end{tabular}
3.1 .3 Flowchart (Continued)

Flowcharting is a language of symbols with English and mathematical statements within joined lines. Flowcharting may be broken down into two categories: system flowcharting and program flowcharting.

System flowcharting consists of peripheral devices represented by symbols with interconnections to show the relationship of the device to the overall program. The system flowchart is helpful to you and the maintenance programmer because it presents a big-picture overview of what the program is going to do. It also serves as a reminder to you of which devices the program uses to communicate.

Some of the symbols used in system flowcharting are shown below.

3.1 .3

Flowchart (Continued)

These symbols may be combined to show, for instance, a payroll program.

```

For the payroll program, the program itself
"lives" on the disc, the employee's old records
are on the magnetic tape, and the weekly time
sheets are converted into punched cards and fed
into the program. The program then prints
the employee's check, updates his year-to-date
information on the magnetic tape, and keeps a
copy of this run of the program on the disc.
Program flowcharting consists of brief
statements and questions within different
shaped boxes to graphically illustrate the
logical flow of the program. Some of the
symbols used for this purpose are shown on
page 3-8.

```
3.1 .3

Flowchart (Continued)
Process
\begin{tabular}{|c|}
\hline \begin{tabular}{c} 
Pre- \\
defined \\
Process
\end{tabular} \\
\hline
\end{tabular}


Defined operation(s) causing change in value, form, or location of information.

Operations or program steps specified in a subroutine or another set of flowcharts.

An operation that determines which of a number of alternative paths to be followed.


Exit to, or entry from, another part of the chart or page.

Novices take note: Regardless of the complexity of the program, using the symbols just presented, it can be broken down into one or a combination of the following types of program flow.

3.1 .3

Flowchart
(Continued)

For our example of program flow, let's examine the flowchart for the Sort routine introduced during problem definition and algorithm discussions.
3.1 .3 Flowchart (Continued)

3.1 .3

Flowchart (Continued)

3.1 .3 Flowchart (Continued)

\begin{tabular}{|c|c|}
\hline \begin{tabular}{l}
\[
3.1 .3
\] \\
Flowchart (Continued)
\end{tabular} & In the flowchart just presented, the process block tends to be on the wordy side. This was done intentionally so that there would be no misunderstanding of the intention of the block. However, it is not a bad practice even when you are writing it to yourself. You would be surprised how much of a program you can forget after six months; and then there's the maintenance programmer who has never seen the program before. \\
\hline 3.2 BASIC CONCEPTS & Some of the basic concepts of programming are so simple (here it comes) that most books wouldn't even mention them; these are things that we do automatically, like saying "nine plus one equals ten" when we know it is really zero with a one carry. These concepts are so basic that we often overlook them in the flowcharting stage, and then too of ten neglect them in the first pass of the coding stage. Three such basic concepts are: tables, pointers, and counters. \\
\hline \[
\begin{aligned}
& 3.2 .1 \\
& \text { Tables }
\end{aligned}
\] & A table is a collection of similar data generally stored in sequential locations. Examples might be a table of random positive numbers, or a table of ASCII characters, or a table of addresses to various subroutines. \\
\hline \[
\begin{aligned}
& 3.2 .2 \\
& \text { Pointers }
\end{aligned}
\] & A pointer is an indicator of where the table lives, or which was the last entry referenced. If a pointer is going to be used over and over, it generally does not want to be altered. In this case, the programmer will obtain a copy of the pointer, place it in a temporary storage cell, and work on it there, to preserve the original pointer. This would be true in the case of one program building a table from a given start address, and a second program operating on the same table of operands. If the first program destroys the pointer, then the second program will have either no data or the wrong data. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \[
\begin{aligned}
& 3.2 .2 \\
& \text { Pointers } \\
& \text { (Continued) }
\end{aligned}
\] & Relating this to the Sort routine, the very first step tells us to "get the address of TABL1." Here we are getting a copy of the pointer to the beginning of TABL1. Later on, when the flowchart indicates "save TEMP2 in TABL1" and "Bump the storage pointer," we are incrementing our copy of the pointer. This technique always keeps the original pointer intact. \\
\hline \begin{tabular}{l}
\[
3 \cdot 2 \cdot 3
\] \\
Counters
\end{tabular} & \begin{tabular}{l}
A counter is an indicator of how many. For our purposes we will consider two types of counters: event counters and iteration counters. An event counter starts at zero and increments by one each time the event takes place. This was the case when the original table was built. As each entry was made, an event counter was incremented so that when the table is complete, the event counter is an indicator of the size of the table. \\
The other type of counter is an iteration counter. An iteration counter tells you how many times to perform an operation or process. This can be done by starting with a specific value and decrementing the iteration counter to zero, or by starting at zero and incrementing until a predetermined value is reached. In the Sort routine, three such counters were used. The state of the first counter is being tested when the flowchart asks, "All entries transferred?" The second wants to know if the comparison "Count=0?" and the third if "Pass = 0?"
\end{tabular} \\
\hline & Further discussion of basic programming concepts appears in later chapters where individual instructions or small routines can better demonstrate the concept. \\
\hline
\end{tabular}
3.2 .2

Pointers
(Continued)
3.2 .3

Counters

Relating this to the Sort routine, the address of TABL1." Here we are getting a copy of the pointer to the beginning of TABL1. Later on, when the flowchart indicates "save TEMP2 in TABL1" and incrementing our copy of the pointer. This technique always keeps the original pointer intact.

A counter is an indicator of how many. our purposes we will consider two iteration counters. An event counter starts at zero and increments by one time the event takes place built. As each entry was made, an counter was incremented so that when the table is complete, the event counter is an indicator of the size of the table.

The other type of counter is an iteration counter. An iteration counter tells you how many times to perform an operation or with a specific value and decrementing the iteration counter to zero, or by starting at zero and incrementing until a preroutine, three such counters were used. The state of the first counter is being tested when the flowchart asks, "All entries ransferred? The second wants to know if the comparison "Count=0?" and the third if

Further discussion of basic programming individual instructions or small routine can better demonstrate the concept.

At this time let's pause and take inventory of where we've been, and where we're going. First, we looked at the computer as a machine and got a bit of a feel for what the machine needed (a program counter, an instruction register, a console, memory and peripherals) to perform tasks for us. Secondly, we looked at the language (binary numbering systems) that the computer could understand. Thirdly, we looked at the elementary phases of program development. The next step is the instruction set. By placing various combinations of ones and zeros in the instruction register, we can get the computer to execute elementary operations, the sum total of which will be our program. Rather than having to enter these instructions in the form of ones and zeros, we develop software to facilitate the job.

The program development software will consist of a text editor to allow us to generate the source program and make corrections, deletions, and insertions where we need them without having to rewrite the entire program. The next phase of program development software is the assembler. One job of the assembler is to convert our instruction mnemonics (symbols that are easier for us to remember than binary ones and zeroes) into the language that the computer understands: binary. From the assembler phase we will go to the binary loaders. The binary loader is a program to read and decode the information into its correct location in memory. After our program is loaded, like all good programs, it never runs the first time! This is where we use the program development aid called debugger. The debugger allows us to run portions of our program and check results dynamically, and where necessary make corrections, deletions, and insertions dynamically. Chapter 4 deals with the next phase of program development, the instruction set.

CHAPTER 4
THE INSTRUCTION SET *

Back in Chapter 1, when we first established what a computer is, we spoke of it as having three main sections:
1. Central Processing Unit (CPU) - Where all data manipulation takes place.
2. Main Memory - Where the instructions are stored. Also where tables of addresses and operands may be stored.
3. Input/Output (I/O) - The CPU's link to its environment.

These three main sections are linked to each other as shown below.


Corresponding to these three main sections, the instruction set may be divided into three categories according to the sections with which they are primarily concerned. The three categories, and the operations of each, are outlined below:
1. Input/Output. Operations involve:
a. Starting and stopping a peripheral device. b. Transfer of data from the device to an accumulator in the CPU.
* When reading this chapter, the reader should refer to his Programmer's Reference Card.

\section*{4.1}

I/ 0
INSTRUCTIONS
c. Transfer of data from an accumulator in the CPU to the device.
d. Testing the status of the device.
2. Memory Reference Instructions (MRI). Operations involve:
a. Modifying the Program Counter (PC).
b. Modifying an operand in memory.
c. Transfer of data from memory to an accumulator.
d. Transfer of data from an accumulator to memory.
3. Arithmetic-Logic Class (ALC). Performs data manipulations between the accumulators.

Each instruction within the instruction set consists of a string of 16 bits or binary digits, numbered 0 through 15. These sixteen bits make up a computer "word." Each of the three categories of instructions has its own unique "word" format as outlined below.

We will look at the \(I / 0\) instructions first, for two reasons. First, the majority of information that enters the CPU (and then memory) comes from I/O devices. And secondly, by choosing the Teletype as an I/O device we can see some mechanical reaction to our instructions.

To understand some of the restrictions or limitations of the I/O instructions, let's begin by looking at an I/O instruction as it appears in the instruction register (IR). In terms of the instruction register (IR), every I/O instruction has the following format:
\begin{tabular}{|l|l|l|l|l|lr|}
\hline 011 & AC & TRANSFER & CONTROL & DEVICE CODE \\
\hline 0 & 2 & 3 & 4 & 5 & 7 & 8
\end{tabular}

\section*{4.1 I/ 0 \\ INSTRUCTIONS \\ (Continued)}


The format of an I/O instruction as the assembler looks at it is:

Transfer Control AC,Device Code
To type the character in ACO on the Teletype:
* The complete cross-reference between device codes and their associated mnemonics may be found in Appendix D, In-Out Codes.

\footnotetext{
4.1

I/O
INSTRUCTIONS
(Continued)
}


The Teletype keyboard/reader (input) has a device code 10, and the Teletype printer/punch (output) has a device code 11. Both the Teletype input and output have an 8-bit storage capacity in the form of an 8-bit long A buffer. These eight bits correspond to the right-most eight bits of a 16 -bit computer word.

Write an instruction that "transfers a unit of data from AC1 to the A buffer of the Teletype output device 11."

DOA \(\quad 1\), TTO
Write an instruction that "transfers a unit of data to AC2 from the A buffer of the Teletype input device 10."
\[
\text { DIA } \quad 2, \mathrm{TTI}
\]

It is possible to transfer data to or from any device. It should be noted that these transfers have no effect on the devices themselves; they serve only to pass information. Before a device reacts to transferred data, some control information must be issued by the program. This control information acts to Start and stop (Clear) the particular device involved.

Associated with every device are two one-bit storage elements (flip-flops) called Busy and Done. If both flip-flops are clear (reset), the device is in the idle mode. To place the device in operation, the Busy flip-flop must be set. After the device has processed the unit of data on a DATA OUT instruction, or when a device has information available in a buffer register on a DATA IN instruction, the Busy flip-flop is cleared and the Done flip-flop is set.
4.1 I/O
INSTRUCTIONS
(Continued)
\begin{tabular}{l} 
Using the control field in an I/O instruction, the \\
following control functions can be specified by \\
appending the appropriate mnemonic to the instruction.
\end{tabular}
Mnemonic
\(=\)\begin{tabular}{l} 
Control Function
\end{tabular}
No control.

Write an instruction that "transfers a unit of data from AC1 to the A buffer of the Teletype output device 11," then "starts" that device, causing the transferred character to be printed.

DOAS
1,TTO
The NIO mnemonic effects no transfer of data, but it does allow for "control only" instructions.

Write an instruction that "idles" the Teletype input (device 10).

NIOC
TTI
It is not usually advisable to perform any I/O operations on a device that is busy. Using the special transfer code 7 , it is possible to test the status of the Busy and Done flip-flops and to conditionally skip the next instruction as a result of the test.

4.1

I/O
INSTRUCTIONS
(Continued)

Write a group of instructions that requests a character from the Teletype keyboard or reader, waits until the character is available, then brings it into AC2.

NIOS TTI ;Start the Teletype input (code ;10), thus requesting a character. ; Is the Teletype input Done ; (i.e., is the character in the ; A buffer)?
JMP - - 1 ;No, test it again.
DIA 2,TTI ;Yes, bring the character (con; tents of the \(A\) buffer) into ; AC2.

NOTE: The Teletype input and output are two unique and separate devices. Each has its own A buffer, Busy and Done flags, and device code. When typing a character on a normal typewriter, the user expects to see the character printed (this is known as "echoing" a character). If a character is typed on a Teletype keyboard, it is only set into the CPU. The character is printed (echoed) only if the program outputs the character. This is called full duplex; indeed, you can be typing one input and completely different results may be printing.

Write a program that inputs and echoes characters from the Teletype keyboard, thus making the Teletype appear as a normal typewriter.
\begin{tabular}{|c|c|c|}
\hline NIOS & TTI & ;Start the Teletype input \\
\hline SKPDN & TTI & ; Has a character been input \\
\hline & & ; yet? \\
\hline J MP & .-1 & ;No, keep testing. \\
\hline DIA & 0,TTI & ;Yes, bring character into ACO. \\
\hline SKPBZ & TTO & ; Is the Teletype printer Busy? \\
\hline JMP & - -1 & ;Yes, keep testing. \\
\hline DOAS & 0,TT0 & ; No, output the character in \\
\hline JMP & . -7 & ; ACO. \({ }^{\text {Repeat }}\) this program. \\
\hline
\end{tabular}
4.1 .1

Special Mnemonic Instructions

\section*{4.2}

MEMORY
REFERENCE
INSTRUCTIONS

There does exist a special class of I/O instructions for which the device code (bits 10-15) is 77, or the CPU. Since the CPU is not literally an I/O device with \(A, B\), and \(C\) buffers, it is interesting to see what happens when these instructions are executed. Since these instructions are special, the assembler accepts special mnemonics as their equivalent. At this time we will only discuss those special mnemonic instructions that are not associated with interrupts; this is the topic of a later chapter on I/O device handling. Right now, consider the following:

READS \(\quad A C=D I A A C, C P U \quad\); Causes the contents ;of the console data ; swi.tches to be ;read and loaded into ; the specific AC.
\begin{tabular}{rl} 
IORST = DICC \(0, C P U \quad\)\begin{tabular}{l}
; Clears the control \\
; flip-flops (Busy, \\
\\
; Done, and Interrupt \\
\\
; Disable) in all \\
\\
; devices connected \\
; to the I/O bus.
\end{tabular} \\
HALT = DOC 0,CPU & ;Terminates pro- \\
; gram execution.
\end{tabular}

Now that we have received the character from the device's buffer, we need a place to store it before we can accept too many more characters. For this reason our next category of instruction will be the Memory Reference Instructions (MRI). If we turn back to page 4-2, we can review the operations of this category of instructions.

\section*{4.2}

MEMORY REFERENCE INSTRUCTIONS (Continued)
4.2 .1

Addressing

Since the memory into which we are going to place this data can be as large as 32,768 storage locations (requiring a 15-bit address pointer), and since the IR is only 16 bits long, some scheme had to be devised whereby both the operation and its address could be coded in the 16-bit instruction. Let's look at the IR format of a MRI to see how this is accomplished.

The technique is known as indexed addressing.
Indexed addressing is accomplished by coding two numbers into the MRI: an Index (X) Mode and a Displacement (D).

IR
\begin{tabular}{|c|c|c|c|}
\hline FUNCT/AC & I & X & D \\
\hline
\end{tabular}
\(\begin{array}{lllllllllllllllll}\text { BIT } & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15\end{array}\)
POSITION
The bits contained in bit positions 6 and 7 of the MRI specify the Index (X) Mode, and those contained in bit positions 8 through 15 of the MRI specify the Displacement (D).

X can take on four possible values:

> X
> \(00_{2}=0_{8}\)
> \(01_{2}=18\)
> \(10_{2}=28\)
> \(11_{2}=38\)

Each of these four values for \(X\) instructs the CPU to extract a 15-bit number (address) from somewhere in the CPU.
```

4.2
MEMORY
REFERENCE
INSTRUCTIONS
(Continued)

```

\begin{tabular}{|c|c|c|c|}
\hline \[
\begin{aligned}
& \text { If } \\
& \mathrm{X} \text { Is: }
\end{aligned}
\] & Then (X) Is: & The Possible Values for D Are: & The Possible Effective Addresses (E): \\
\hline 0 & 00000 & 000 through 377 & 00000 through \\
\hline & & & 00377 \\
\hline 1 & (PC) & \[
\begin{aligned}
& -200 \text { through } \\
& +177
\end{aligned}
\] & (Present location -200) \\
\hline & & & \begin{tabular}{l}
through \\
(Present
\end{tabular} \\
\hline & & & location +177) \\
\hline 2 & ( AC 2\()\) & -200 through & [(AC2) -200] \\
\hline & & +177 & \begin{tabular}{l}
through \\
[(AC2) +177]
\end{tabular} \\
\hline 3 & (AC3) & -200 through & [(AC3) -200] \\
\hline & & & through \\
\hline & & +177 & [(AC3) + 177] \\
\hline
\end{tabular}

Notice that the possible effective addresses, resulting when index mode 0 is used, are always between memory locations 0 and 377. This fixed, addressable area is known as page 0 and the possible effective addresses, resulting when index mode 1, 2, or 3 is used, are dependent upon the contents of the PC, AC2, or AC3 respectively. Index mode 1 addressing is commonly referred to as relative addressing, since the \(E\) produced will be distance \(D\) relative to the present address (PC). Index modes 2 and 3 addressing are commonly referred to as base register addressing, since the \(E\) produced will be a function of the contents of the base register (accumulator) used. In base register addressing, the contents of the base register (accumulator) is commonly referred to as a memory pointer, since it contains the 15-bit address of a location in memory, i.e., points to that location.

The procedure for calculating the address can be seen in the flowchart on the next page.

** EFA MEANS EFFECTIVE ADDRESS

Figure 4.1 Flowchart of Direct Address Calculations

MEMORY
REFERENCE INSTRUCTIONS
(Continued)


Figure 4.2 Memory Addressing Map
```

4.2 MEMORY REFERENCE INSTRUCTIONS (Continued)

```

The FUNCT/AC field (bits 0-4) can code one of the following instructions:

LDA AC
STA AC
ISZ
DSZ
JMP
JSR
The format of MRIs as interpreted by the assembler is:
FUNCT <AC,> D <,X >
where < > means optional entry. In other words, if the FUNCT requires an accumulator (LDA and STA), the <AC,> field must have an entry. Also, if no \(\langle, X\rangle\) is specified, the default value of zero will be assumed.

Now let us examine the individual functions specified above.

LoaD Accumulator
LDA - "LoaD the contents of a memory location into an Accumulator."

The LDA instruction is used to transfer the contents of a memory location to the CPU (one of the four accumulators). For the CPU to execute an LDA instruction, it must know which one of the four accumulators is to receive the word ( \(0,1,2\), or 3 ), and which memory location (E) contains the word to be transferred. The instruction is in the form:

LDA AC,D,X
where: \(A C\) is the accumulator number ( 0,1 , 2, or 3)
D is the displacement ( 000 through 377 ) or ( -200 through +177)
\(X\) is the index \((0,1,2\), or 3 )
The combination of \(D\) and \(X\) form \(E\), the memory address.

\section*{4.2}

MEMORY
REFERENCE
INSTRUCTIONS
(Continued)

This technique takes advantage of the assembler's capability to calculate displacements. More important, however, it relieves you of worrying whether the displacement should be stated in decimal or octal. And secondly, it allows you to insert instructions (as we are about to do) in any area of memory without having to change all MRI displacements that might be affected.

The other change that you should notice is that the accumulators selected for input (DIAS O,TTI) versus output (DOAS 1,TTO) are different. This was done with forethought, so that the instructions that we will insert will be more meaningful, and less redundant.

Now for the new instructions. After we input the character from the Teletype, we want to store it in a table, thereby freeing up the input accumulator to receive the next character. Also, prior to outputting a character we will get the character from the same table. This may be done by modifying the program as follows:
\begin{tabular}{|c|c|c|c|}
\hline & NIOS & TTI & \\
\hline \multirow[t]{5}{*}{IN :} & SKPDN & TTI & \\
\hline & JMP & .-1 & \\
\hline & DIAS & 0, TTI & ;Get this char. and \\
\hline & & & ;start the next. \\
\hline & STA & 0,TABLE & ;Save this char. in ; TABLE. \\
\hline
\end{tabular}
-
\(\qquad\)

LDA 1,TABLE ;Get the char. for output.
OUT: SKPBZ TTO
JMP OUT
DOAS 1,TTO ;Output the char. for
JMP ;printing
TABLE: 0

MEMORY
REFERENCE
INSTRUCTIONS
(Continued)

\section*{4.2 .3}

STA

STore Accumulator
STA - "STore the contents of an Accumulator into a

The STA instruction is used in a manner similar to that of the LDA instruction. The difference is that the STA instruction causes data to be transferred from the CPU (one of the four accumulators) into a memory location, whereas the LDA instruction causes data to be transferred from a memory location to the CPU (one of the four accumulators).

To apply these two instructions in a practical situation, let's look back at the I/O program that we wrote to "echo" characters (see page 4-7). In the program as written, there is no provision to save one character before inputting the next. Let's modify this basic echo routine as follows:
\begin{tabular}{|c|c|c|c|}
\hline & NIOS & TTI & ; Start the Teletype input. \\
\hline \multirow[t]{7}{*}{IN:} & SKPDN & TTI & ; Has character been input? \\
\hline & JMP & - -1 & ;No, test it again. \\
\hline & DIAS & 0,TTI & ;Yes, get this char. and ;start the next. \\
\hline & - & & \\
\hline & - & & \\
\hline & - & & \\
\hline & - & & \\
\hline \multirow[t]{4}{*}{OUT :} & SKPBZ & TTO & ; Is the Teletype printer ;busy? \\
\hline & JMP & OUT & ;Yes, test it again. \\
\hline & DOAS & 1,TTO & ; No, output the character \\
\hline & JMP & IN & \begin{tabular}{l}
;and start the printer. \\
;Go get next character.
\end{tabular} \\
\hline
\end{tabular}

Before we discuss the instructions that we are going to insert into this program, let's discuss the changes that exist between this version and the one on page 4-7. Here we see that the location of the SKP--instructions has been given a name (IN: and OUT:). This relieves you of worrying about where the instruction "lives" by allowing you to reference the location by a name that you have chosen; a name that has meaning to you. This name is then substituted in the displacement field of the instruction:

\section*{4.2 \\ MEMORY \\ REFERENCE INSTRUCTIONS (Continued)}

\section*{4.2 .4}

ISZ

The program now allows us to use accumulators zero and one in the dot-dot-dot area without losing the character that was input. However, the severe restriction still exists that we can only input one character. That is, we only have one memory location (TABLE) designated to store characters. What would be nice would be the ability to store many characters into sequential locations and perhaps even keep a tally of how many characters were input. Enter, the next two instructions.

Increment and Skip on a Zero result. ISZ

The ISZ instruction causes the contents of a desired memory location to be "Incremented" by one. The only additional information that must be supplied to the CPU is the address of the memory location whose contents are to be altered (incremented). Thus, this instruction takes the form:
\[
\text { ISZ } \quad D, X
\]

The combination of \(D\) and \(X\) form \(E\), the memory address.
The ISZ instruction provides an additional feature. If, after being incremented by one, the new contents of the altered memory location are 000000, then the CPU skips the next instruction in the program - "Increment and Skip on a Zero result."
4.2

MEMORY
REFERENCE
INSTRUCTIONS (Continued)

OLD MEMORY STATE


EXECUTED
\begin{tabular}{ll} 
ISZ & 307,0 \\
ISZ & 306,0 \\
ISZ & 305,0 \\
ISZ & 306,0 \\
ISZ & 307,0
\end{tabular}
--------------

NEW MEMORY
STATE
\begin{tabular}{l|l|}
\hline & \\
307 & 000425 \\
\hline 306 & 000001 \\
\hline 106523 \\
\hline
\end{tabular}

Decrement and Skip on Zero result.

DSZ
The DSZ -- "Decrement and Skip on a Zero result" -instruction performs similarly to the ISZ instruction, except that contents of the desired memory location are "Decremented" by one, instead of being "Incremented" by one as in the ISZ instruction.

It is important to realize that both of these instructions are modifying the content of an address, not the actual address. In other words, if we were to insert this instruction:

ISZ TABLE
4.2

MEMORY
REFERENCE
INSTRUCTIONS
(Continued)
into our program, it would not serve our purpose. The effect of this instruction would be to add one to the character stored at location TABLE. What we need is to have our address, TABLE, stored as the content of another address. The technique for doing so might be:

ATABL: TABLE
which may be read as "location ATABL contains the value TABLE," or points to location TABLE. Now let's modify the program again to include the new features.
\begin{tabular}{|c|c|c|c|}
\hline & LDA & 0 , ATABL & ; Get the address TABLE. \\
\hline & STA & 0,TEMP & ;Save it in a temporary ;location. \\
\hline & NIOS & TTI & ;Start the Teletype \\
\hline & & & ;input. \\
\hline IN: & SKPDN & TTI & ;Has the character been ;input? \\
\hline & J MP & - -1 & ; No, test it again. \\
\hline & DIAS & 0, TTI & ;Yes, get this char;acter and start the ;input for the next. \\
\hline & LDA & 2,TEMP & \begin{tabular}{l}
;Get the address of \\
; TABLE.
\end{tabular} \\
\hline & STA & 0,0,2 & \begin{tabular}{l}
;Store the character \\
;in the table.
\end{tabular} \\
\hline & - & & \\
\hline & \(\bullet\) & & \\
\hline & - & & \\
\hline & - & & \\
\hline & - & & \\
\hline & - & & \\
\hline & L. \({ }_{\text {D }}\) & 2,TEMP & ;Get the address of \\
\hline & & & ;TABLE. \\
\hline & LDA & 1,0,2 & ;Get the character from \\
\hline & & & ; the table. \\
\hline OUT: & SKPBZ & TTO & ; Is the Teletype printer ;busy? \\
\hline & JMP & OUT & ;Yes, test it again. \\
\hline & DOAS & 1,TTO & ;No, output the char. \\
\hline & & & ;and start printer. \\
\hline
\end{tabular}
;Save it in a temporary ;location. ;Start the Teletype ;input. Has the character been
test it again. les, gerd start the ;input for the next. ;Get the address of ;Store the character ;in the table.
;Get the address of ; TABLE.
Get the character from ; the table. ;Is the Teletype printer busy? ; No, output the char. ;and start printer.


\section*{4.2}

MEMORY
REFERENCE INSTRUCTIONS (Continued)
4.2 .6

JMP

The operation of the STA \(0,0,2\) and LDA \(1,0,2\)
instructions can be reviewed on page 4-19. The LDA 2,TEMP instruction is repeated to allow the dot-dot-dot area of the program to use accumulator two.

After this character has been placed in the table, and sufficiently massaged and output for printing, then the pointer is advanced to the next sequential address in the table:

ISZ TEMP
Also the tally counter is incremented:
ISZ COUNT
In both instances we never expect the "skip on zero result" to take place. We are simply using the increment memory portion of the instruction. Further applications of these instructions will be seen as we continue to modify the program.

As for the remaining MRIs, we have been using one of them ever since we started applying the instructions. Now we will formally define it.

JUMP
JMP
The JMP -- "JuMP" -- instruction is used specifically to alter the flow of a program. The program that is stored in memory is normally executed sequentially, since the Program Counter (PC) is incremented by 1 following execution of an instruction.

It may be desirable, at some point in a program, to branch to another group of instructions that resides somewhere else in memory. To perform this branching, it is necessary to provide the memory address where the new block of instructions begins. Thus, JMP instructions are of the form:

JMP D, X
4.2

MEMORY

\section*{REFERENCE}

INSTRUCTIONS
(Continued)
4.2 .7

JSR

The combination of \(D\) and \(X\) form \(E\), the memory address where the new block of instructions begins. The (PC) are replaced by E, causing program execution to proceed sequentially from this new address. This results in the branching of the program to a new block of code.

JSR
The JSR -- "Jump to SubRoutine" -- provides branching similar to that of the JMP instruction; the main difference between the JMP and JSR instructions is that the JSR instruction not only branches to some other group of instructions, but it also retains the memory address that it jumped from. This feature is extremely useful when writing groups of instructions that perform specific tasks (subroutines).

For example, if the square root operation is used many times in a program, it may be more advantageous to write the square root subroutine as one block of code. Whenever the square root of a number is desired, simply do a JSR to the square root subroutine and have the square root subroutine return to the calling program when finished. For this purpose the CPU puts the return address -- (PC) +1 at the time the JSR instruction occurred -- into AC3.

The formal definition for JMP talks about branching to a new block of code. However, as you can see from our application of the JMP instruction, it works equally well branching back to repeat a block of code. As for the JSR instruction, we are not ready for the square root subroutine; however, we can take our program and make the input and output portions of it into subroutines as follows:

4.2

MEMORY
REFERENCE
INSTRUCTIONS
(Continued)

Program A


Now that we have looked at all of the memory reference instructions, let's pause for this reminder: The following message is brought to you on behalf of the assembler.

> Hey, remember me! I'm the guy that has to take these mnemonics and convert them into something the CPU can understand. As long as you conform to prescribed rules, I can do my job. I'm the guy that allows you to give a name to a location (GET:) and then to reference that location by name (JMP GET). What you have to remember is that I have to code your reference into binary bits. So keep your references within range, and we will get along just great.

I think what he is trying to tell us is that it is time to go back and take another look at bits 5 through 15 of the instruction register for a MRI. Since we haven't given any numeric addresses for the locations of our instructions, the references could be to page zero (location \(0-377_{8}\) ) or page one (locations \(400_{8}\) to top of available memory). Figure 4.3 shows how the assembler will code bits \(6-15\) of the instruction.

\section*{4.2}

MEMORY
REFERENCE INSTRUCTIONS (Continued)


Figure 4.3 Formation of Effective Address for MR Instruction
4.2

MEMORY
REFERENCE
INSTRUCTIONS
(Continued)

\section*{4.2 .8}

INDIRECT
ADDRESSING

Referring once again to the Memory Addressing Map on page 4-13, it appears that of a total of 32 K of possible addresses, we only have access to a maximum of 1 K at any given point in time. In other words, with specific values already in the PC, AC2, and AC3, bits 8 through 15 can only displace these values by a fixed range. One out of 32 ; wouldn't it be nice if we could reach the other 31 K without having to alter the PC, AC2, or AC3? Behold, IR bit 5! Up to this point, IR bit 5 has been a zero, which defines IR bits 6 through 15 as the address of an operand, or the final address. Now, if we could just get bit 5 set to a 1 , the CPU would then interpret IR bits 6 through 15 as the address of an address, or an indirect address. We have already seen this concept in application when we, in our program, statically set the content of address ATABL equal to TABLE:

ATABL: TABLE,
and again when we dynamically set the content of address TEMP equal to TABLE:

STA 0,TEMP
Without indirect addressing, we then picked up our characters in the following sequence:

LDA 2,TEMP
LDA \(0,0,2\)

Wouldn't it be nice if we could load accumulator zero by simply going indirect through location TEMP to arrive at the table. Hey assembler, what's the procedure?

\section*{4.2}

MEMORY REFERENCE INSTRUCTIONS (Continued)

If you use the "at" symbol (@) anywhere in a MRI instruction, I will interpret this to mean that the address is indirect and will therefore set bit 5 to a 1.

\section*{Example:}
\begin{tabular}{lll} 
& LDA & 0, ©TEMP \\
or & LDA & 0, TEMPQ \\
or & LDA & @,0,TEMP \\
or & @LDA & 0, TEMP \\
or & LDAQ & 0, TEMP
\end{tabular}

All of the above will be treated identically by the as sembler. What indirect addressing buys us is 16 bits worth of address. Let me explain. While we were confined to the instruction register, a portion of the 16 bits had to specify FUNCT, a portion for AC, a portion for Index mode, and finally eight bits for Displacement. Once we leave the confines of the IR, and begin obtaining our addresses from memory locations, we have the full 16-bit content of the memory location with which to specify a new address. This difference can be seen in the diagram below.


Indirect Addressing (e) - IR bit \(5=1\)
\begin{tabular}{|c|c|c|c|}
\hline \multirow[b]{2}{*}{IR:} & \multicolumn{2}{|r|}{456} & 15 \\
\hline & FUNCT & 1 & ADRS \\
\hline Memory: & & & \[
\begin{array}{r}
0 \text { ADRS } 15 \\
- \text { Address }
\end{array}
\] \\
\hline Memory: & & & \(\xrightarrow{0}\) Addres \\
\hline
\end{tabular}
4.2

MEMORY REFERENCE INSTRUCTIONS (Continued)

The question that you are undoubtedly waiting to ask is, "I thought we only needed 15 bits to access any address in the 32 K range?"
The answer: You're absolutely correct! Therefore, every time we extract a 15 -bit address from memory, we have a whole bit left over. What do you think we should use it for? Sorry, the decision has been made for us. Just as IR bit 5 begins the indirect addressing chain, so memory bit 0 can be used to perpetuate the chain.

Example:


Memory:
0 Address 15
Operand

4.2

MEMORY REFERENCE INSTRUCTIONS
(Continued)

The chain, then, can be as long or as short as you desire simply by setting bit 0 in those memory locations that the chain references.

The way that the CPU calculates the address is shown in the flowchart on the following page.


Figure 4.4 Flow Chart of Indirect Address Calculations

\section*{4.2}

MEMORY
REFERENCE INSTRUCTIONS (Continued)

Program B
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l}
B: \\
CA1: @BAं1
\end{tabular} & \[
\begin{aligned}
& 0, \text { eCA } 1 \\
& \text { ECT }
\end{aligned}
\] & \begin{tabular}{l}
; Program B's access ;to Argl. \\
; Call to next level \\
; Indirect pointer ; to Argl
\end{tabular} \\
\hline
\end{tabular}

Now consider that we are executing the LDA instruction in Program B:


What is not shown in the block approach above is how the indirect pointer at each level might be done dynamically by each program before calling the next level.

Let's return now to our program as we left it. By using indirect addressing, it now appears as follows:
4.2

MEMORY
REFERENCE
INSTRUCTIONS
(Continued)
4.2 .9

AUTO
INDEXING
```

4.2
MEMORY
REFERENCE
INSTRUCTIONS
(Continued)

```

Even after one level of indirect addressing, when locations 20-37 are referenced directly, they are no different from any other addresses.

IR
\begin{tabular}{|ll|l|r|}
0 & 4 & \multicolumn{1}{l}{5} & 6 \\
\hline LDA & 0 & 15 & 2000 \\
\hline
\end{tabular}

The auto-indexed location may be referenced indirectly at the instruction register level:

First Level Auto-Indexing


or at any level thereafter. The auto-indexed location may contain a final address:
4.2

MEMORY REFERENCE INSTRUCTIONS (Continued)

or another indirect address; they are still auto-indexed locations as long as the chain is not broken.


0
15
OPERAND

The following flowchart demonstrates how the computer calculates the address.


Figure 4.5 Complete Flowchart of Address Calculations

\section*{4.2}

MEMORY
REFERENCE INSTRUCTIONS (Continued)
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{Modifying our program to implement the new technique we have the following:} \\
\hline LDA & 0, ATABL & ;Get the address TABLE. \\
\hline STA & 0,20 & ; Save as auto-index \\
\hline & & ; pointer. \\
\hline DSZ & 20 & ;Back off for "incre;ment before use." \\
\hline STA & 0,21 & ; Input versus Output \\
\hline & & ; needs \\
\hline DSZ & 21 & ; separate pointers. \\
\hline JSR & GCHAR & ;Get the CHARacter. \\
\hline STA & 0,@20 & ; Store character and \\
\hline - & & ;advance pointer. \\
\hline - & & \\
\hline LDA & 1,@21 & ;Get the character and \\
\hline & & ;advance pointer. \\
\hline JSR & PCHAR & ; Print the CHARacter. \\
\hline ISZ & COUNT & ;advance the tally \\
\hline \multicolumn{3}{|l|}{etc.} \\
\hline \multicolumn{3}{|l|}{Notice that this technique requires additional} \\
\hline \multicolumn{3}{|l|}{instructions to back off on the auto-indexed} \\
\hline \multicolumn{3}{|l|}{locations before using them.} \\
\hline \multicolumn{3}{|l|}{DSZ 20} \\
\hline \multicolumn{3}{|l|}{} \\
\hline \multicolumn{3}{|l|}{-} \\
\hline \multicolumn{2}{|l|}{\(\dot{\text { DSZ }} 21\)} & \\
\hline \multicolumn{3}{|l|}{This can be overcome by using auto-indexed} \\
\hline \multicolumn{3}{|l|}{addressing for all references to TABLE and then} \\
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{simply initialize location ATABL to one less than}} \\
\hline & & \\
\hline \multicolumn{3}{|l|}{look like the following:} \\
\hline
\end{tabular}
    Modifying our program to implement the new technique,
    we have the following:
    LDA 0,ATABL ;Get the address TABLE.
    ;Save as auto-index
    ;pointer.
    ; Back off for "incre-
    ;ment before use."
    ; Input versus Output
    ;needs
    ;separate pointers.
    ;Get the CHARacter.
    ;Store character and
    ;advance pointer.
    ;Get the character and
    ;advance pointer.
    ; Print the CHARacter.
    ;advance the tally
    ;counter.
Notice that this technique requires additional
instructions to back of \(f\) on the auto-indexed
locations before using them.
DSZ 20
-
-
This can be overcome by using auto-indexed
addressing for all references to TABLE and then
the start address of TABLE. The program would then
look like the following:
4.2

MEMORY REFERENCE INSTRUCTIONS (Continued)
\begin{tabular}{|c|c|c|c|}
\hline & LDA & 0,ATABL & ;Get the address of ;TABLE. \\
\hline & STA & 0,20 & ; Save as auto-index \\
\hline & STA & 0,21 & \begin{tabular}{l}
; pointer \\
;for both input and ; output.
\end{tabular} \\
\hline GET : & JSR & GCHAR & ;Get the CHARacter \\
\hline & STA & 0,@20 & ;advance pointer and \\
\hline & - & & ;store character. \\
\hline & - & & \\
\hline & LDA & 1,@21 & ; Advance pointer \\
\hline & & & ; and get character. \\
\hline & JSR & PCHAR & ; Print the CHARacter \\
\hline & ISZ & COUNT & ;advance the tally \\
\hline & & & ;counter. \\
\hline & JMP & GET & ;Go get next char;acter. \\
\hline COUNT: & 0 & & \\
\hline ATABL: & TABLE-1 & & ; Back off for \\
\hline & & & ; "increment before \\
\hline TABLE: & 0 & & ;use." \\
\hline
\end{tabular}
To further enhance your understanding of indirect
addressing, try the following program.
1. Fill in the comment column based on your
    understanding of the instructions.

Comments
\begin{tabular}{|c|c|c|}
\hline START: & LDA & O,CON \\
\hline & STA & 0,CNT \\
\hline & LDA & O,VAR \\
\hline LOOP: & ISZ & TAD \\
\hline & STA & 0,@TAD \\
\hline & DSZ & CNT \\
\hline & JMP & LOOP \\
\hline & HALT & \\
\hline TAD: & @770 & \\
\hline CON: & 5 & \\
\hline CNT & 0 & \\
\hline VAR : & 771 & \\
\hline
\end{tabular}
(Continued)

4.3

ARITHMETIC
AND LOGIC
INSTRUCTIONS
(Continued)

The basic format of ALC instructions as interpreted by the assembler is:

FUNCT ACS,ACD
where: ACS means Source Accumulator (0-3) ACD means Destination Accumulator (0-3)

This information is contained in bits 0 through 7 of the instruction register in the following manner:
\begin{tabular}{|l|ll|ll|lll|ll|}
\multicolumn{8}{c|}{ ACS } & \multicolumn{6}{c|}{ ACD } & FUNCT \\
\hline 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 15 \\
\hline
\end{tabular}

A 1 in bit 0 indicates an ALC.
The mnemonics that the assembler will accept and their associated descriptions are given on the following page.
4.3

ARITHMETIC
AND LOGIC INSTRUCTIONS
(Continued)


Quite often it is convenient to start with a value of zero in an accumulator. Since we don't have a CLEAR instruction as such, this may be accomplished (without the use of a constant from memory) by subtracting the accumulator from itself. For instance, to clear AC2, use the following:

SUB 2,2
4.3

ARITHMETIC
AND LOGIC
INSTRUCTIONS
(Continued)
4.3.1

SKIP
FUNCTIONS

Another convenient function would be that of comparing two quantities. However, the comparison would be meaningless unless we had a way of testing the outcome. For this purpose the assembler will accept a skip specifier in the form of a three-character mnemonic following ACD. The table below gives the acceptable mnemonics and their meanings.
\begin{tabular}{|c|c|}
\hline Mnemonic & Meaning \\
\hline (None) & Default condition; no test is made. The next location in the program sequence will be executed. \\
\hline SKP & (Unconditional SKIP) The next location in the program sequence is unconditionally skipped. \\
\hline SZR & (Skip on Zero Result) If the 16-bit result from the operation is zero, the next location in the program sequence is skipped. \\
\hline SNR & (Skip on Nonzero Result) If the 16-bit result from the operation is nonzero, the next location in the program sequence is skipped. \\
\hline SZC & (Skip on Zero Carry) If the carry bit resulting from the operation is zero, the next location in the program sequence is skipped. \\
\hline SNC & (Skip on Nonzero Carry) If the carry bit resulting from the operation is nonzero, the next location in the program sequence is skipped. \\
\hline
\end{tabular}
```

4.3
ARITHMETIC
AND LOGIC
INSTRUCTIONS SEZ
(Continued)
Mnemonic Meaning
SEZ (Skip if Either or both are Zero)
If either or both (Carry and Result)
are zero, the next location in the
program sequence is skipped.
SBN (Skip if Both are Nonzero) If both
(Carry and Result) are nonzero, the
next location in the program sequence
is skipped.
The assembler codes this information into bits 13
through 15 of the instruction as follows:

| 0 | 1 | 2 | 4 | 5 | 7 | 8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Now, to effect a comparison for equality we might use the following program sequence.
Test to see if the input character is a carriage return.

```

\section*{4.3}

ARITHMETIC
AND LOGIC
INSTRUCTIONS
(Continued)
\begin{tabular}{|c|c|c|c|}
\hline & DIA & 0, TTI & ;Get the character. \\
\hline & LDA & 1,CR & ;Get the ASCII for \\
\hline & & & ;carriage return. \\
\hline & SUB & 0,1,SNR & ; Test for equality. \\
\hline & JMP & EQUAL & ; Char \(=C R\). \\
\hline & - & & ; Execute this pro- \\
\hline & - & & ; gram sequence only \\
\hline EQUAL: & \(\stackrel{-}{-}\) & & ;if Char \(=\) CR.
; Execute this pro- \\
\hline & - & & ; gram sequence \\
\hline & - & & ;only if Char \(=C R\). \\
\hline & - & & \\
\hline & - & & \\
\hline & & & \\
\hline CR : & 215 & & ; ASCII for carriage \\
\hline & & & ;return with even \\
\hline & & & ;parity.* \\
\hline
\end{tabular}

Additional comparisons will be made after we have the entire 16 bits of instruction with which to work. During the execution of the SUB \(0,1, S N R\) instruction, the original content of the source accumulator is unaltered; however, the original content of the destination accumulator is destroyed. This means we have to reload the CR character every time we want to test a new input character. Wouldn't it be nice if we could load it once and perform all tests without having to reload the test character again? Hey assembler, what have you got in your back of tricks?
4.3 .2

NO-LOAD
FUNCTION

Funny you should ask. It just so happens that if the number sign (非) appears anywhere in an ALC instruction, I will interpret this to mean "do not deliver the result to the destination accumulator." I will therefore use this information to set bit 12 of the instruction.

\section*{4.3}

ARITHMETIC
AND LOGIC
INSTRUCTIONS
(Continued)
4.3.3.

SHIFT
FUNCTION

\section*{Isn't he wonderful folks? Let's hear it for the assembler. So now the instruction register looks like the following:}
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
0 & 1 & 2 & 3 & 4 & 5 & 7 & 8 & 11 \\
\hline
\end{tabular}\(|\)\begin{tabular}{ll} 
ACS & \\
\hline
\end{tabular}

> Another very common test that is performed is that of testing for positive versus negative numbers; i.e., testing the sign of a number. In signed number representation, the most significant bit (bit 0) is the sign bit. Since we don't have a skip specifier to test bit 0, we will just have to position bit 0 where it can be tested. How about if we move it into the Carry bit? The table below shows how this is done.

The Shift Field (Bits 8 and 9)

Mnemonic
(none) Default value. No effect.

All bits are shifted one position to the left:


All bits are shifted one position to the right:

4.3

ARITHMETIC
AND LOGIC
INSTRUCTIONS
(Continued)

The Shift Field (Bits 8 and 9)

Mnemonic
S

Effect
A byte swap occurs:


The instruction register now looks like the following:
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & 2 & 4 & \multicolumn{2}{|r|}{\(78 \quad 9\)} & 11 & 12 & \(13 \quad 15\) \\
\hline 1 & ACS & ACD & FUNCT & SHIFT & & no lead & SKIP \\
\hline
\end{tabular}

Now, with our new found capabilities we can do the following:
\[
\begin{aligned}
\text { MOVL } 0,0, \text { SNC } & ; \text { Test the sign. } \\
\text { JMP } & \text { POS } \\
\text { next instruction } & ; \text { Do thitive }(=0) \text { JMP } \\
& ;(\neq 0)
\end{aligned}
\]

Notice that by combining the shift operation with NO LOAD feature, we can perform the test without destroying the original content of the accumulator. The same technique may also be used to test odd versus even numbers by shifting in the other direction.

MOVR\# \(0,0, S Z C\); Test for odd versus
JMP ODD ;If odd,JMP. next instruction; Do this if even.
4.3

ARITHMETIC
AND LOGIC INSTRUCTIONS (Continued)


INSTRUCTION CONDITION CAUSING OVERFLOW
```

ADD ACS,ACD
where (ACS) + (ACD) > 2 16 -1
INC ACS,ACD
where (ACS) = 2 16 -1
NEG ACS,ACD where (ACS) = 0
SUB ACS,ACD where (ACS) \leq (ACD)
ADC ACS,ACD where (ACS) < (ACD)

```
4.3

ARITHMETIC
AND LOGIC
INSTRUCTIONS
(Continued)
4.3 .4

CARRY
FUNCTION
The effect that overflow has on carry is to
complement the value of the carry bit. For this
reason, the assembler provides a means for you to
force the carry bit used in the operation to a
known state before the operation takes place (known
as the base value of carry) This base value is
established by appending a fourth letter onto the
instruction mnemonic. The acceptable letters and
their associated base values are given in the
table below.
4.3

ARITHMETIC AND LOGIC INSTRUCTIONS (Continued)


You must bear in mind that what you are doing is establishing a base value for carry that will be complemented if the arithmetic/logic result produces overflow.

For example:

Now let's go back to our technique for clearing an accumulator. Realizing that subtraction by two's omplement addition will produce overflow and carry, we can use this to effect the following:
```

4.3
ARITHMETIC
AND LOGIC
INSTRUCTIONS
(Continued)

| SUB | 1，1 ； |  | ；Clear AC1 and complement the |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | ；present state of carry． <br> © Clear AC2 and preserve the |  |  |  |
| SUBC | 2，2 ； |  |  |  |  |  |
|  |  |  | ；present state | tate of | of carry． |  |
| SUBO | 3，3 ； |  |  | and cl | ar car |  |
| SUBZ | 0，0 |  | ear ACO | and s | －arry |  |
| Now our | ins | ction | is c | ete， |  |  |
| 012 |  | 57 | 89 | $10 \quad 11$ | 12 | $13 \quad 15$ |
| 1 ACS | ACD | FUNCT | SHIFT | CARRY | no load | SKIP |

and our mnemonic representation looks like the following：

```
```

FUNCT<C><S><⿰⿰三丨⿰丨三一\mp@code{\ ACS,ACD<,SKIP>}

```
FUNCT<C><S><⿰⿰三丨⿰丨三一\mp@code{\ ACS,ACD<,SKIP>}
where＜＞denotes optional entries，and \＃is a floating symbol that may appear anywhere in the instruction． Also notice that contrary to its position in the instruction register，if both Shift and a Carry specifier are given，the carry must precede the shift．
```



```
mnemonic
SUBO 1，1 ；Clear AC1 and clear Carry．
ADDCS \(0,1, S Z C\) ；Since there can be no
；overflow，and since Swap ；does not affect Carry， ；Carry will get set．
This technique will be used in a later discussion of a concept called packing．
```

```
4.3
ARITHMETIC
AND LOGIC
INSTRUCTIONS
(Continued)
```

Wow! With all of this going on at once, how does it ever produce a result? Would you believe it's all done with mirrors? The exact sequence of events can be seen by following the data in a clockwise direction through the diagram below.

4.3

ARITHMETIC
AND LOGIC
INSTRUCTIONS
(Continued)
4.3 .5

BYTE
MANIPULATION

Notice that all manipulations of carry (base value versus overflow) are performed within the function generator, and then the 17 -bit result is passed on to the shifter.

```
Now with all the bells and whistles accounted for,
let's go back and make some enhancements on our
program. First of all, after we get the character, and
before we store it in memory, let's pack two 8-bit
characters into one 16-bit accumulator. To do this we
will need an extra accumulator in which to do the
packing, and, secondly, some technique for detecting
the fact that two characters have been input. The
following program will accomplish the job.
```

TEST: 177777 ;Minus 1 for ISZ
SUBO $1,1 \quad$; Clear AC1 and clear
NIOS TTI ;Start the Teletype
SKPDN TTI ;Is the character
; Is the
JMP $\quad-1 \quad$;No, test it again.
DIAS $0, T T I \quad ; Y e s, ~ g e t ~ t h e ~ c h a r-~$
ADDS $0,1 \quad$;ADD char to AC1
;and swap bits.
ISZ TEST ;Have two characters
;been input?
MOVS 1,1, SKP ;Yes, reposition
;bytes.
; AC1 = 1st 2nd
;No, go get second
; character.
;Store two char-
;acters in the
; table.
-
-

Now let's analyze the program. About the only point of merit is that the last four instructions show the application of the unconditional skip (SKP) feature of an ALC instruction. Aside from that, the program only works for the first two characters. After that, location TEST will not produce a zero result (ISZ TEST) for another $2^{16}$ characters. It would require no less than two additional instructions to restore location TEST to its initial value of minus one. Secondly, we are using an entire 16 bits to detect whether or not the second character has been input. The same thing could be accomplished with one bit and at the same time greatly simplify the program. The technique is to start with the carry bit in a known state (which we have already done) and then test the state of carry to determine if both characters have been input. Let's use the input subroutine (GCHAR) that we wrote back on page 4-23.

| SUBO | 1,1 | ; Clear AC1 and clear ; Carry. |
| :---: | :---: | :---: |
| JSR | GCHAR | ;Get the CHARacter. |
| ADDCS | 0,1,SZC | ; Position char. Is it ; second char? |
| JMP | .-2 | ; No, go get second |
| MOVS |  | ; character. |
| MOVS | 1,1 | ; Yes, reposition bytes. <br> ;AC1 = 1st 2nd |
| STA | 1,020 | ;Store two characters ;in the table. |

The purpose of repositioning the bytes 1 st before storing them is to be compatible with some existing software which, when outputting from a table, will always output the high byte first.
4.3

ARITHMETIC
AND LOGIC INSTRUCTIONS (Continued)
4.3 .6

Parity and Masking

Before we further modify our program, let's discuss the Teletype parity bit and a technique known as masking. In the field of data transmission (especially serial data transmission), it is imperative that the integrity of the character be checked to ensure that nothing was lost during transmission; so that the character received is indeed the character that was transmitted. For this purpose, Teletype appends onto its 7 -bit code an eighth bit called the parity bit. The parity used can be either even parity or odd parity. For even parity, the parity bit will be set when the 7 -bit code contains an odd-number of one bits, or clear when the 7 -bit code already contains an even number of one bits. This technique allows the receiving device to simply check the number of one bits against the type of parity being used. For even parity, all characters will have an even number of one bits; for odd parity, an odd number of one bits. Since you don't want to be bothered with which characters will have the parity bit set, and which will not, or whether it's even parity or odd, we will use a technique called masking to strip off the parity bit leaving only the 7 -bit code. This technique of masking is done with the logical AND instruction and may be used to isolate any number of sequential or randomly located bits within a word. Remember, the logical AND function will save anything that is ANDed with a binary 1, and discard anything that is ANDed with a binary 0 .

## 4.3

ARITHMETIC
AND LOGIC
INSTRUCTIONS
(Continued)

```
Example: Assume AC2 contains the information
        we are interested in.
MASK1: }17
MASK2: 3400
MASK3: 160000
    LDA 1,MASK1 ;Get the mask.
        AND 2,1 ;Isolate the low-
                                ;order seven bits.
        LDA 0,MASK2 ;Get the mask.
        AND 2,0 ;Isolate bits 5-7.
        LDA 3,MASK3 ;Get the mask.
        AND 2,3 ;Isolate bits 0-2.
In many applications, 8-bit words -- bytes --
are sufficient data word blocks, such as for storage
of 8-bit Teletype character strings.
Because the address of any 16-bit word requires only
15 bits, the remaining bit can be used to specify the
left or right byte of the contents of a memory
location.
A memory capacity of 32K words contains 64K bytes,
where each memory cell contains two bytes.
```

| 0 | 7 |
| :---: | :---: |
|  | 8 |
| A | 15 |

Remember the technique we used to perpetuate indirect addressing:

## 4.3

ARITHMETIC
AND LOGIC INSTRUCTIONS (Continued)
4.3 .7

BYTE
POINTERS


```
Where: I = 0, bits 1-15 = address of
                operand.
    I = 1, bits 1-15 = address of an
        address.
```

Similarly, byte addresses or byte pointers are of the form:

| 0 | 14 |
| :--- | :--- |
| 15-bit word address | $B$ |

where: | $B=0$ specifies the left byte (A) |
| :--- |
| $B=1$ specifies the right byte (B) |

Thus, incrementing the byte pointer addresses first the left byte and then the right byte of sequential memory locations.

Right shifting the byte pointer leaves a memory address. Following this with program skipping based on the Carry flag designates the specific byte.

One technique for accomplishing this in our program is as follows:

LDA 2,ATABL ;Get the address
INCZL ; of TABLE.
INCZL 2,2 ;Generate a byte - ;pointer.
.
$\cdot$
ATABL: TABLE-1 ; Minus 1 for auto;indexing before

TABLE: 0
; use.
; The table starts ;here.
4.3

ARITHMETIC
AND LOGIC INSTRUCTIONS (Continued)

The purpose of the INC is to compensate for the fact that ATABL is initialized to TABLE-1 for auto-indexing purposes. The purpose of the L (shift Left) is to multiply by two. The purpose of the $Z$ (base value of Carry) is to ensure that a zero gets shifted into bit 15. As a result of all this,


In our program we keep track of how many characters were in the table by using a tally counter. Another method that is commonly used is to always end a table with a null (all bits zero) character. With this method, the output routine simply checks each character until it finds the null, and then terminates. After the table has been built, the output routine might look something like the following.

Mair Program

4.3

ARITHMETIC
AND LOGIC INSTRUCTIONS (Continued)

Subroutine Print

| PRINT | STA | 3,SAC3 | ;Save the return |
| :---: | :---: | :---: | :---: |
|  | MOVZR | 2,3 |  |
|  |  |  | ;1-15, byte pointer ; to Carry. |
|  | LDA | 0,0,3 | ;Get first two |
|  |  |  | ; characters. |
|  | MOV | 0,0,SNC | ; Which byte? |
|  | MOVS | 0,0 | $\text { ;Carry }=0 \text {, move }$ ;high to low. |
|  | LDA | 3,MASK | ;Get low byte mask. |
|  | AND | 3,0 | ;Mask out bits 0-8. |
|  | JSR | PCHAR | ;Go print the char;acter. |
|  | MOV | 0,0,SNR | ; Was character a |
|  | JMP | @SAC3 | ; null? |
|  |  |  | ; main program. |
|  | INC | 2,2 | ;No, advance char; acter pointer. |
|  | JMP | PRINT+1 | ;Go get more char- |
| SAC3: | 0 |  | ; Sacters. |
|  |  |  | ;here. |
| MASK : | 177 |  | ; Mask to save bits |
|  |  |  | ;9-15. |

The PCHAR routine is the same one that we used back on page 4-23. The purpose of the AND 3,0 instruction is to ensure that there are zeroes in the high byte when the MOV $0,0, S N R$ instruction checks for the null byte. The purpose of the MOV $0,0, S N C$ is to check the state of carry based on the previous MOVZR 2,3, which in turn compensates for the INCZL 2,2 that we did back in the main program. Notice that the combination of INC 2,2 and the MOVZR 2,3 will retain the same address for two go'rounds, but will alternate the state of carry to first print the high byte, then the low.
4.3 ARITHMETIC AND LOGIC INSTRUCTIONS (Continued)


#### Abstract

Ninety-nine percent of the software applications requesting keyboard input from the operator will echo the input back to the printer so that the operator will have "proof" of what key was stuck. One application where the input is not echoed would be "signed in" on a time-sharing system. So that unauthorized users cannot use your identification code, the system does not echo the code as you enter it. A slightly modified version of this is used in the program that follows.

Problem: Write a program that will input characters from the Teletype keyboard and pack them two characters per location in memory. If the character is a carriage return (CR), store a line feed (LF) along with it. Use the ESC character to signify end-of-input. Only after receiving the ESC character are the contents of the table to be echoed.


## ALGORITHM

1. Initialize pointers for input and output.
2. Input a character and strip off parity.
3. If the character is an ESC, store a NULL character in the table, terminate the input and go to Step 6 .
4. If the character is a CR, store it plus a LF in the table and go back to Step 2.
5. Pack all characters two per location.
6. Output the table.
7. Return to Step 1.

## 4.3

ARITHMETIC
AND LOGIC INSTRUCTIONS
(Continued)


Figure 4.6 Flowchart
4.3

ARITHMETIC
AND LOGIC
INSTRUCTIONS
(Continued)


Figure 4.7 Flowchart (Cont.)


Figure 4.8 Flowchart (Cont.)
4.3

ARITHMETIC
AND LOGIC INSTRUCTIONS (Continued)

| $\begin{aligned} & \text { ATABL: } \\ & \text { START: } \end{aligned}$ | TABLE-1 |  |  |
| :---: | :---: | :---: | :---: |
|  | LDA | 0,ATABL | ;Get address of ; Table. |
|  | STA | 0,20 | ; Initialize for |
|  | STA | 0,21 | ; Input and Output. |
| FIRST: | SUBO | 1,1 | ; Clear AC1 and |
| SECND: | JSR | GCHAR | ; Carry. ${ }^{\text {Get a CHARacter. }}$ |
|  | LDA | 2, С177 | ;Get the mask. |
|  | AND | 2,0 | ;Strip off parity. |
|  | LDA | 2,C33 | ;Get ASCII ESC. |
|  | SUB\# | 0,2,SZR | ; CHAR = ESC? |
|  | JMP | CR | ; No, try CR. |
|  | SUBC | 0,0 | ;Yes, NULL to ACO, ;retain carry. |
|  | ADDS | 0,1 | ; Pack the NULL. |
|  | STA | 1,@20 | ; Store in table. |
|  | JMP | OUT | ;Go to output |
| C177: | 177 |  | ; ; Mask to strip off |
|  |  |  | ; parity. |
| C33: <br> C15: CR: | 33 |  | ; ASCII ESC. |
|  | 15 |  | ; ASCII CR. |
|  | LDA | 2,C15 | ;Get ASCII CR. |
|  | SUB\# | 0,2,SNR | ; $\mathrm{CHAR}=\mathrm{CR}$ ? |
|  | J MP | CRLF | ;Yes, process it. |
|  | ADDCS | 0,1,SZC | ;No, Is it 2nd <br> ; Char? |
|  | JMP | SECND | ; No, go get 2nd |
|  | STA | 1,@20 | ; Y Yes, store in |
|  |  |  | ; table. |
|  | JMP | FIRST | ;Go get next char. |
| C12: <br> CRLF: | 12 |  | ;ASCII LF |
|  | ADDCS | 0,1,SZC | ; Is it 2nd Char? |
|  | JMP | LF | ; No, add a LF. |
|  | STA | 1,@20 | ; Yes, store in ; table. |
|  | SUBO | 1,1 | ; Clear AC1 and |
|  |  |  | ; Carry. |
| LF : | LDA | 0, C12 | ;Get ASCII LF. |
|  | ADDCS | 0,1,SZC | ; Is LF 2nd Char? |
|  | JMP | SECND | ; No, go get 2nd |
|  | STA | 1, e20 | ; Char. |
|  | JMP | FIRST | ; table get next Char. |
| OUT: | SUBO | 0,0 | ; Clear ACO and |
|  |  |  | ; Carry. |

```
4.3
ARITHMETIC
AND LOGIC
INSTRUCTIONS
(Continued)
```

|  | LDA | 0,@21 | ;Get first char;acters. |
| :---: | :---: | :---: | :---: |
|  | MOV | 0,0,SKP | ; Output low byte |
| SWAP: | MOVS | 0,0 | ; first. |
|  | LDA | 2,C177 | ;acter. |
|  | AND | 0,2,SNR | ;Byte = NULL? |
|  | JMP | START | ;Yes, go back for ;input. |
|  | JSR | PCHAR | ; No, Print the byte. |
|  | MOVC | 0,0,SZC | ;Was it 2nd byte. |
|  | JMP | SWAP | ;No, position 2nd ; character. |
|  | JMP | OUT | ; Yes, get more |
| GCHAR : | NIOS | TTI | ; characters. |
|  | SKPDN | TTI | ; Character Ready? |
|  | JMP | - -1 | ; No, test again. |
|  | DIAC | 0,TTI | ; Input Char., idle |
|  | JMP | 0,3 | ; device. |
| PCHAR: |  |  | ; program. |
|  | ${ }_{\text {J MP }}$ | . -1 | ;Yes, test again. |
|  | DOAS | 0, TTO | ; No, Output Char |
|  |  |  | ; and Start device. |
|  | JMP | 0,3 | ;Return to main |
| TABLE: | 0 |  | ; program. <br> ;TABle starts here. |
|  | . END | START | ; Program is load ;and go. |

The preceding program communicates with the Teletype via programmed instructions; i.e., the program is dedicated to the device. Considering the instruction execution rate (approximately two microseconds per instruction) versus the speed of the Teletype (100 milliseconds per character), the program could have executed approximately 50,000 instructions while waiting for a single Teletype character. Rather inefficient use of CPU time wouldn't you say? In the following chapter, I/O Device Handling, we will discuss more efficient methods of communicating with I/O devices.

Included are some additional special mnemonic instructions as promised (see page 5-2).

## 4.3

ARITHMETIC
AND LOGIC
INSTRUCTION
(Continued)

Before we leave the instruction set, we have an unfinished program to write. In our discussion of algorithms and flowcharts, we introduced the SORT routine; a routine for arranging random entries into ascending order. While there are many algorithms for sorting information (depending upon how many entries there are, and whether time is a consideration, et. al.), we have chosen a rather middle-of-the-road approach, suitable for tables of moderate length, in our algorithm and flowcharts (see pages 3-11 through 3-13). Here now is the coded solution to that problem.

## 4.3 <br> ARITHMETIC <br> AND LOGIC INSTRUCTIONS (Continued)

```
.TITL SORT
.ENT ASORT START SORT DONE
SIZE ATABL1 TABL1
```

. ZREL
SIZE: 12
ATBL1: TABL1 ATBL2: 0 ASORT: SORT
. NREL
START: LDA 0,ATBL1 ; Get adrs of
;TABL1.
LDA $\quad 1, S I Z E \quad$;Get size of
STA 0,20 ;Set pointer to
DSZ 20 ;TABL1 minus one.
STA 1,XFER ; Save size of ; XFER count.
ADD $1,0 \quad$;Begin TABL2 at
STA 0,ATBL2 ; TABL1 plus size
STA 0,21 ;Set pointer to
DSZ 21 ;TABL2 minus one.
LDA 0,020 ;Transfer entry
STA 0,021 ;From TABL1 to
DSZ XFER ;All transferred?
JMP $\quad-3 \quad$ No, go get next.
SORT: LDA 0, SIZE ;Yes, initialize
NEG 0,0 ; Pass-count and
COM 0,0
STA 0,PASS ; Compare kount ; to
STA $\quad 0, K O U N T$; size minus one.
REPT: LDA 0,ATBLi ; Initialize
; pointers
$\begin{array}{lll}\text { STA } & 0,20 & \text {;back to the } \\ \text { DSZ } & 20 & \text {;beginning of }\end{array}$
STA 0,21 ;TABL2.
DSZ 21
FIRST: LDA 0,020 ;Get first entry.
NEXT: LDA 1,020 ;Get next entry.
SUB2非 1,0,SNC ;AC1 less than
JMP LESS ;No, ACO less
; than AC1.
(Continued)


CHAPTER 5
I/O DEVICE HANDLING

PROGRAM
INTERRUPTS

Although peripheral devices may be serviced by the processor on a dedicated basis, as previously discussed, this usually results in extremely inefficient use of processor time and/or temporary neglect of all other devices.

To overcome this, a device interrupt and servicing facility is available. This facility provides for enabling and disabling devices from requesting service, establishing 16 levels of priority interrupts, and servicing devices only when they request service.

In addition to the BUSY and DONE flip-flops, every device has an Interrupt Disable flip-flop and an Interrupt Request flip-flop arranged logically as follows:

5.1

FROGRAM INTERRUPTS (Continued)

```
Within the processor is an interrupt system status
flag (ION). When the flag is reset, indicating that
the interrupt system is disabled, no device can
interrupt the processor. When the flag is set and
the interrupt system is on, selected devices may
request service via an interrupt.
The interrupt system is enabled by the instruction
INTEN (NIOS CPU) and disabled by the instruction
INTDS (NIOC CPU). The status of the interrupt
system can be monitored by the ION indicator on
the front panel or by the instructions:
    SKPBZ CPU SKIP NEXT INSTRUCTION if
    interrupts are disabled.
    SKPBN CPU SKIP NEXT INSTRUCTION if
    interrupts are enabled.
Thus, the following conditions must be met before
a device can interrupt the processor.
1. The ION flag must be set. (Interrupts
    enabled.)
2. The device's Interrupt Disable flip-flop
    must be reset. (Interrupts allowed from
    the device.)
3. The device's DONE flip-flop must be set.
    (Device is ready for service.)
The commands for controlling the ION flag are:
    INTEN Interrupt Enable (set ION flag)
    INTDS Interrupt Disable (reset ION flag)
The command for controlling the individual Interrupt
Disable flip-flops is:
    MSKO AC ;MASK OUT
```

5.1 PROGRAN INTERRUPTS (Continued)
5.1.1

Example

When a MSKO AC command is given, the Interrupt Disable flip-flop of every device is effectively connected to one of the 16 bit positions in accumulator AC. If the bit position contains a 1, all Interrupt Disable flip-flops connected to it are set, thus disabling those devices from requesting interrupts. If the bit position contains a 0 , all Interrupt Disable flipflops connected to it are reset, thus enabling those devices to request interrupts.

Because accumulator AC has 16 bit positions, there are 16 possible levels of interrupt priority.

A program is used for dedicated service as a controller for a lathe. However, it will permit only the Teletype keyboard input to request an interrupt. Enable the interrupt request facility for this device. (Assume the TTI Interrupt Disable flip-flop is connected to data line 14 on the I/O bus.)
LDA 0,MASK
$\left.\begin{array}{l}\text { MSKO 0 } \\ \text { INTEN } \\ \text { NIOS TTI }\end{array}\right\} \quad$ DOBS $\quad 0$, CPU

MASK:177775 ; 1/111/111/111/111/101 disables all devices but those connected to data line 14 on the I/O bus.

The preceding example has taken care of two of the four preliminary steps in programmed interrupts. To use the programmed interrupt feature, you must prepare for it by doing the following:
5.1 .1

Example (Continued)


The latter is only possible from more sophisticated devices such as magnetic tape drives and magnetic disc drives and will be discussed later under the topic Data Channel. When the interrupt request comes in, the program will complete the instruction currently being executed; then, CPU, what's your job?
"First, I will clear the ION flag, thereby disabling any further interrupts. This will allow the programmer to determine who is generating this interrupt and handle it accordingly without further interrupts."
"Secondly, I will take the current value in the program counter (PC) and save it in location zero. This will allow the programmer to return to the interrupted program after servicing this device."
"Lastly, I will execute a JMP @1 instruction, thereby transferring program control to what should be an interrupt handler routine."

That's it folks; the hardware has done its thing. The rest is up to you.

What are the types of things that your interrupt handler should do? Perhaps the first thing it should do is to determine who is generating this interrupt. The technique for doing so is partly a function of how many devices are connected to the $I / 0$ bus, and secondly the type of interrupt priority structure that you desire. One technique called "polling," will test each device's Done flag, looking for that device whose Done flag is set. This technique establishes the device you test first. The sequence on the following page illustrates this technique.
5.1.1 Example (Continued)

| $0 /$ | 0 | ;Location 0 prepared to <br> ;hold return address. <br> ;Location 1 contains the <br> ;address of the interrupt |
| :--- | :--- | :--- |
| ;handler routine. |  |  |

Depending upon how sophisticated you want to be, the ERROR routine might:
a. Simply HALT the program;
b. Type a suitable message to the operator: ERROR: FALSE INTERRUPT and then HALT; or,
c. Attempt to investigate and correct the situation and ultimately return to the program from whence it came. The polling technique is satisfactory for a system with relatively few devices.

```
The second and third techniques generally work
together. The second technique, called "broadcasting,"
asks the interrupting device to identify itself by
asserting its unique device code. This code is loaded
into the specified accumulator and can be used as a
displacement in a table of service routine addresses.
The broadcasting technique is implemented by the
special mnemonic instruction INTA AC. Since the
power/fail-auto/restart option, although acting like an
I/O device, is not assigned a device code, the
broadcasting technique should be preceded by a check
on the CPU Done flag.
HNDLR: SKPDZ CPU ;Check power failure
;first.
;If yes, go to PoWeR
    ;DowN routine.
    ;Code of interrupting
    ;device goes to ACO.
    ;Get start address
    ;of Jump TABle.
    ;Add device code as
    ;a displacement
    ;Jump to the inter-
    ;rupting device's
    ;service routine.
    ;Displacement of
    ;zero means code
    ;was zero.
    \bullet
    \bullet
JTAB+10 TTIS
;Displacement of ten
;indicates inter-
;rupting device was
;Teletype input (key-
;board or reader).
;Device code 11 is
;Teletype output
;(printer/punch).
    •
    -
JTAB+30
;No device currently
;assigned code 30.
```

NOTE:
The labels JTAB+nn are for demonstration only. The assembler would reject any label containing an arithmetic operator.

The broadcasting technique, also referred to as "who are you," establishes device priority on the basis of electrical proximity; devices closest to the CPU have a higher priority. All devices are connected serially by a hand-holding scheme called a daisy-chain. When a device requests an interrupt, it does so by

raising its hand, thereby breaking the chain. If two devices request simultaneously, the closest device to the CPU is serviced first, since the second device never receives the "who are you" signal.

After the device has been identified by either the polling or the "who are you" technique, and before the interrupt system is turned on again by the INTEN instruction, you might want to employ the third technique of priority structure; priority on the basis of who you will allow to request interrupt service. This is done with the MSKO AC instruction. Our sample program (page 5-3) did this before the interrupt system was turned on.

Similar to the jump table that was used with the INTA AC instruction, so too the interrupting device's code can be used as a displacement into a table of mask words. Basically the question being answered is, "If the interrupt is from device $X$, then, while servicing device $X$, what other devices do $I$ want to acknowledge?" As previously pointed out, a zero in the mask bit enables the device; a one disables it. (See example, page 5-3.)

Between the interrupt handler routine and the individual device's service routine we have thus far determined who is generating this interrupt and, on that basis, who we will allow to generate further interrupts. Since we are going to allow further interrupts while servicing this one, it becomes extremely important to save the content of location zero. This and other housekeeping chores may include any combination or all of the following:

1. Save all or some combination of the accumulators. If you are always going to save all of them, it could be a function of the handler routine. Or, based on the complexity of the device's service routine, some combination of accumulators might be saved.
2. Save the state of carry. If the program you are coming from relies on carry for branching decisions, then the original state of carry must be returned to that program. Saving carry can be done in conjunction with saving the 15-bit return address now in location 0 .

## 5.1 .1

Example (Continued)
3. Save location 0. Location 0 could contain the return address to the main program or to a previous level of interrupt. After the accumulators have been saved, the return address and carry may be saved in one location by the following instruction sequence:

| LDA | 0,0 | ;Get the return <br> ;address. |
| :--- | :--- | :--- |
| MOVL | 0,0 | ;Shift Carry into <br> ;bit 15. |
| STA | 0, SAVE | ;Save both as |


| 0 | 14 |
| :--- | ---: |
| ret. address | 15 |

4. Save the current mask. Since each level of interrupt and the main program has its own priority mask, this information should be saved before proceeding to another level.
5. Save the stack pointer. A stack is just another table set aside in memory where information is generally accessed on a last-in-first-out (LIFO) basis. The stack pointer usually points to the first available location on the stack. The stack technique is used in the accompanying program to do the saving mentioned above.

After saving all the necessary parameters, and before actually servicing the device, the interrupt system is again enabled with an INTEN instruction.

[^1]SAMPLE INTERRUPT HANDLER ROUTINE

## ;LAYOUT OF STACK ENTRY



000001 SACO=1 ; SAVE FOR ACO
000002 SAC1=2 ; SAVE FOR AC1
000003 SAC2=3 ; SAVE FOR AC2
000004 SCRY $=4$;SAVE FOR CARRY
000005 SRTN=5 ;SAVE FOR RETURN ADDRESS (WORDO)
000006 SMSK=6 ;SAVE FOR CURRENT MASK
000001
0000
$\begin{array}{ll} & 000400 \\ 00460 \\ 056464\end{array}$
00401034463
00402041401 00403045402
00404051403 00405102560 00406041404 00407020000 00410041405 00411020456 00412041406 00413030455 00414157000 00415054447 00416061477 00417030446

00420113000 00421031000 00422050445 00423034443 00424117000 00425072177 00425007400 00427060277 00430034434 00431030437 00432156400 00433031406 00434072077

LOC 1
ISR
. LOC 400
STA 3,@ADSTK
LDA 3,ADSTK
STA $0, S A C O, 3$
STA 1,SAC1,3
STA 2,SAC2,3
SUBCL 0,0
STA 0,SCRY,3
LDA 0,0
STA 0,SRTN, 3
LDA 0,CMASK
STA 0,SMSK,3
LDA 2,SIZE
2,3
$\begin{array}{ll}\text { STA } & 3, A D S T K \\ \text { INTA } & 0\end{array}$
LDA 2,AMTAB
ADD 0,2
LDA 2,0,2
STA 2,CMASK
LDA 3,AJTAB
ADD 0,3
DOBS 2,CPU
JSR e0,3
INTDS
LDA
LDA
SUB
LDA 2,SMSK,3
; LOAD IN SECOND PAGE ; NO-SAVE AC3 IN STACK ;AC3 ADDRESS OF STACK ; SAVE ACCUMULATORS
;SAVE CARRY
;SAVE RETURN ADDRESS
;SAVE CURRENT MASK
; PUSH STACK
;ACO=DEVICE CODE
;AC2=ADDR-1 OF MASK ; TAB
;AC2=ADDRESS OF MASK
;AC2=NEW MASK
;SET CMASK TO NEW MASK ; AC 3 =ADDR-1 OF JUMP TAB ; AC 3 = ADDR OF ADDR WORD ;MSKO AND TURN ON INT ;EXIT TO ROUTINE ;DISABLE INTERRUPTS ;POP STACK
;AC2=OLD MASK ;ISSUE OLD MASK

; MASK TABLE.

|  | 177777 | ALL $=177777$ |  |
| :---: | :---: | :---: | :---: |
| 00471 | 177777 | MTAB : | ALL |
| 00472 | 177777 |  | ALL |
| 00473 | 177777 |  | ALL |
| 00474 | 177777 |  | ALL |
| 00475 | 177777 |  | ALL |
| 00476 | 177777 |  | ALL |
| 00477 | 177777 |  | ALL |
| 00500 | 177777 |  | ALL |
| 00501 | 177777 |  | ALL |
| 00502 | 177777 |  | ALL |
|  |  | ; JUMP TABLE. |  |
|  | 000464 | $E R R=E R R O R$ |  |
| 00503 | 000464 | JTAB: | ERR |
| 00504 | 000464 |  | ERR |
| 00505 | 000464 |  | ERR |
| 00506 | 000464 |  | ERR |
| 00507 | 000464 |  | ERR |
| 00510 | 000464 |  | ERR |
| 00511 | 000464 |  | ERR |
| 00512 | 000464 |  | ERR |
| 00513 | 000464 |  | ERR |
| 00514 | 000464 |  | ERR |

; INITIALIZATION ROUTINE.

| 00515 | 024420 | INIT: | LDA | 1,ASTK | ;INITIALIZE POINTER |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00516 | 044746 |  | STA | 1,ADSTK |  |
| 00517 | 126400 |  | SUB | 1,1 | ;ZERO CURRENT MASK |
| 00520 | 044747 |  | STA | 1,CMASK |  |
| 00521 | 020415 |  | LDA | 0,ADERR | ; ACO=A (ERROR ROUTINE) |
| 00522 | 024415 |  | LDA | 1,MALL | ; ${ }^{\text {a }} 1=$ FULL MASK |
| 00523 | 030415 |  | LDA | 2,M12 | ; $\mathrm{AC} 2=10$ |
| 00524 | 034741 |  | LDA | 3, AMTAB | ; MEM (20) $=\mathrm{A}(\mathrm{MTAB})-1$ |
| 00525 | 054020 |  | STA | 3,20 |  |
| 00526 | 034740 |  | LDA | 3, AJ TAB | ; $\operatorname{MEM}(21)=\mathrm{A}(\mathrm{JTAB})-1$ |
| 00527 | 054021 |  | STA | 3,21 |  |
| 00530 | 042021 | INIT1: | STA | 0,021 | ; ENTER IN JTAB |
| 00531 | 046020 |  | STA | 1, e20 | ; ENTER IN MTAB |
| 00532 | 151404 |  | INC | 2,2,SZR | ;LOOP 10 TIMES |
| 00533 | 000775 |  | JMP | INIT1 |  |
| 00534 | 063077 |  | HALT |  |  |

```
00535 000545 ASTK: STACK ;ADDRESS OF STACK
0 0 5 3 6 ~ 0 0 0 4 6 4 ~ A D E R R : ~ E R R O R ~ ; A D D R E S S ~ O F ~ E R R O R ~ R O U T I N E ~
00536 177777 MALL: ALL ;MASK TO ENABLE ALL INTS
00540
177766 M12
M12: -12
;MINUS 10
000043 STACK: .BLK 5*7
.END
```

As a logical extension of the topic interrupts, something should be said about the power monitor-auto restart option.

## 5.2

POWER MONITOR
AND AUTORESTART

The optional power monitor warns a program when power is failing by setting the Power Failure flag. If a system contains this option, the monitor will appear as any other I/O device to the interrupt system, except that it does not respond to an INTA command and must be serviced by:

SKPDN or CPU
SKPDZ
CPU
The first function of the interrupt service routine should be to test this Power Failure flag. If this is the interrupting device, the program has 1 to 2 milliseconds to save the contents of the accumulators, Carry, and the contents of location 0 , to put a JMP to the desired restart address in location 0 , and then to HALT.

With the power switch in the LOCK position, when POWER UP occurs, the instruction in location 0 will be executed.

## Additional Suggestions:

1. If the system is of any size it probably has a Real Time Clock. * PWRDN should record time of failure and PWRUP should print "Power Failed at HH:MM:SS."
2. A location in core should keep track of active I/O devices. PWRUP could then print "The following devices were active:"
3. PWRUP should clear all device flags before enabling interrupts. This could be one instruction: DICS $0, C P U=I O R S T$ INTEN.

* PWRDN - power down PWRUP - power up

The final aspect of $I / O$ device handling allows fast devices direct access to memory (DMA) for high speed data transfers. The term we use for DMA is Data Channel.

As an example of a data channel device, let's look at the fixed-head disc. The mnemonic for fixed-head disc is DSK, the device code is 20 , and the priority mask bit is 9. As a data channel device, the DSK is given the memory address involved in the transfer, and the disc address involved in the transfer, and told in which direction the transfer is to take place. The direction is specified as a read (transfer from disc to memory) or a write (transfer from memory to disc). To understand the concept of disc address, we need to know something about how data is stored on the disc.

The disc surface is divided into eight pie-shaped wedges called sectors. Each sector is divided into bands, called tracks, which start toward the outside edge and work toward the center. The tracks are concentric bands as opposed to a phonograph record, which has a single groove that spirals toward the center. On each track within each sector, there are 256 16-bit words recorded serially.

## 5.3

DATA
Channel
(Continued)


128 tracks

Additionally, one disc controller can handle up to eight disc drives. So, in providing the controller with a disc address, you must specify which disc unit, which track, and which sector. This may be accomplished with the DOA AC,DSK instruction where the content of the specified accumulator provides the following information:

|  | of | 1 of 128 | 1 of |
| :---: | :---: | :---: | :---: |
| not <br> used | disc | track | sector |
| 0123456789101112131415 |  |  |  |

The second requirement, providing the disc with the first memory address involved in the transfer, is accomplished with a DOB AC,DSK instruction. In this case, the specified accumulator should contain a zero in bit 0. (A one in bit 0 places the controller in diagnostic mode.)

The third factor, specifying a read or write, is done with the $I / O S$ and $P$ pulses.

| 5.3 <br> DATA <br> CHANNEL <br> (Continued) | Example: | NIOS | DSK |
| :--- | :---: | :---: | :---: | | ;initiate a read |
| :--- |
| operation. |

Just for the sake of explanation, let us assume the disc has been initiated to do a read operation. After the controller finds the proper unit, track, and sector, the first 16 -bit word begins serially shifting into the data buffer register. When the word is fully assembled, it does a parallel transfer into the output data buffer register.

Coinciding with this parallel transfer, the controller raises its data channel request (DCHR) flag. While this is taking place in the disc controller, the CPU continues to fetch and execute instructions. Just as it did for interrupt requests, every time the CPU references memory it also asks, "Does anybody want service?" If both an interrupt request and a data channel request (two different devices) occur simultaneously, the data channel request has a higher priority. If two data channel requests occur simultaneously, a daisy chain priority scheme, similar to the interrupt daisy chain, acknowledges the closest device first. When the CPU acknowledges the DCHR, the requesting device then passes to the CPU the memory address involved and also the direction in which the data transfer is to take place. This information is then followed by the actual data word. At the end of this single word DCH transfer, the disc controller increments its memory address buffer (B buffer) in preparation for the next single word transfer, and decrements its word count buffer (more on that later). Meanwhile, back at the data buffer, the second 16-bit word has been serially shifting in
5.3

DATA
CHANNEL
(Continued)
behind the first. If this second word is ready to do its parallel transfer to the output buffer before the first word is transferred to memory, there is going to be a loss of data as the second word overwrites the first. This is called a "data late" error. On some CPUs, this can be the result of too long an indirect addressing chain. On these CPUs, you are advised to keep your indirect addressing chains short while data channel devices are active.

On the subject of word count (WC), some devices (such as magnetic tape) allow the programmer to specify the number of words to be transferred via data channel. The disc, however, will always transfer a fixed number of words: one sector, or 256 16-bit words. For each DCHR, one 16-bit word is transferred. In between requests from the disc (approx. 8 microseconds), other data channel devices may also be making requests and transferring data or, the CPU may be servicing an interrupt or just executing programs. When the device has completed its data transfers $(W C=0)$, it will set its DONE flag and generate an interrupt (if enabled). The device service routine should then check the status of the device to determine if the transfers took place properly. In the case of disc, this may be done with a DIA AC,DSK instruction.
NOTE: DOA AC,DSK loads the disc address

DIA AC,DSK reads the disc status
buffer.

The information in the specified accumulator received from the status register is as follows:


| shift <br> reg- <br> ister <br> bit | first <br> buf- <br> fer <br> full | sec- <br> ond <br> buf- <br> fer <br> full | write <br> data | write <br> error | data | no <br> such <br> disc | data <br> error | error |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Bits 7 through 10 are for maintenance only and are not discussed further here. Clear, Start and Pulse clear all of these flags.

Bit Meaning
11 The program has specified Write and the selected track-sector is write-protected. The setting of this bit clears Busy and sets Done, requesting an interrupt if Interrupt Disable is clear.

12 The data channel has failed to respond in time to a request for access (e.g., because of a long instruction or preemption of the channel by faster devices).

13 The disc selected by the program is not connected to the bus. The setting of this bit clears Busy and sets Done, requesting an interrupt if Interrupt Disable is clear.
5.3

DATA
CHANNEL
(Continued)

| Bit | Meaning |
| :---: | :---: |
| 14 | In Read, the cyclic check word read from the disc differed from that computed by the control for the data in the block. |
| 15 | Bit 11, 12, 13, or 14 is 1. |
| Addi oth doc Peri | al information about programming the disc or 0 devices may be found in another Data General entitled "Programmers Reference Manual for als" (DG publication 非015-000021). |

## APPENDIX A

## SAMPLE PROGRAMS

The following programs illustrate some of the features described in this document. You should examine them for their operational merit, but also feel free to modify them for your own personal applications. All of the programs are written as independent subroutines with page 0 linkages.

| Page | Title |
| :---: | :---: |
| 2 | GCHAR |
| 3 | PCHAR |
| 4 | PRINT |
| 7 | BNOCT |
| 9 | BNDEC |

SAMPLE PROGRAMS (Continued)

```
;Title: GCHAR
;Routine to read characters from the
;Teletype. As each character is read,
;the parity bit is stripped off and the
;character is placed right-justified in
;ACO. This routine is called through its
;page 0 link as follows:
; JSR @AGCHR
AGCHR: GCHAR ;Page 0 link to GCHAR.
GCHAR: STA 3,RET ;Save the return
    ;address.
    TII ;Start the Teletype.
    ;Character ready?
    JMP .-1 ;No, test again.
    DIAC 0,TTI ;Get Char. and idle
    LDA 3,MSK ;Get the mask.
    AND 3.0 ;Keep right 7 bits.
    JMP @.+1 ;Return to calling
RET: 0 ;Return address held
MSK: }17
```

SAMPLE PROGRAMS (Continued)

| ;Title | PCHAR |  |  |
| :---: | :---: | :---: | :---: |
| ;Routi | to pr | nt chara | ters on the |
| ;Telet | pe. If | a charac | er is a |
| ;carri | ge retu | n (CR), | he program |
| ; autom | tically | generate | a line feed |
| ; (LF). | The pr | gram is | alled through its |
| ;page | link a | follows |  |
| ; | JSR | QAPCHR | ; Page 0 link to ; PCHAR. |
| PCHAR: | STA | 3,RET | ; Save the return |
|  |  |  | ; address. |
|  | JSR | OUT | ; Print the char;acter. |
|  | LDA | 3, CR | ;Get ASCII CR. |
|  | SUB\# | 0,3,SZR | ; Char = CR? |
|  | JMP | QRET | ;No, return to |
|  |  |  | ; calling program. |
|  | LDA | 0,LF | ;Yes, get ASCII |
|  |  |  | ;LF. |
|  | JSR | OUT | ; Print a LF. |
|  | LDA | $0, \mathrm{CR}$ | ; Restore the CR. |
|  | JMP | QRET | ;Return to calling |
|  |  |  | ; program. |
| OUT : | SKPBZ | TTO | ;Device busy? |
|  | JMP | . -1 | ; Yes, test again. |
|  | DOAS | 0,TT0 | ;No, output char. |
|  |  |  | ; and start TTO. |
|  | JMP | 0,3 | ;Return to PCHAR |
|  |  |  | ;routine. |
| RET: | 0 |  | ; Return address |
|  |  |  | ;routine. |
| CR : | 15 |  | ; ASCII carriage |
|  |  |  | ;return. |
| LF : | 12 |  | ;ASCII line feed. |

SAMPLE PROGRAMS (Continued)

```
;Title: PRINT
;The following routine may be used to
;output text messages packed left to
;right using Assembler pseudo-ops.
; Example:
; .TXTM 1
MSG:.TXT/MESSAGE/
;
;Messages packed by .TXT automatically
;end with a NULL byte. When "PRINT"
;detects the NULL, it substitutes a
;carriage return (CR). When "PCHAR"
;receives the CR, it automatically
;executes a carriage return (CR) and
;line feed (LF). To prevent this
;automatic CR LF, the message should end
;with the BELL character as follows:
; .TXTM 1
; MSG:.TXT/MESSAGE <7>/
;This routine begins by saving the state
;of the machine (accumulators and Carry)
;before calling PCHAR to output the
;message. At the completion of the
;message, the original state is restored.
;This program is called through its page
;O link as follows:
; JSR @APRNT
; MSG*2
; MORE PROGRAM
;The word following the call (MSG*2) is
;a trailing argument byte-pointer to
;the message to be printed.
```

SAMPLE
PROGRAMS (Continued)

```
;Title: PRINT
```

APRNT: PRINT

| PRINT: | STA | 0, SACO | ; Save ACO |
| :---: | :---: | :---: | :---: |
|  | STA | 1,SAC1 | ; Save AC1 |
|  | STA | 2,SAC2 | ; Save AC2 |
|  | INCL | 3,2 | ; Combine return <br> ;address with |
|  |  |  | ; Carry. |
|  | STA | 2,PC.CRY | ; Save both. |
|  | LDA | 1,BELL | ;Get ASCII BELL. |
|  | LDA | 2,0,3 | ;Get MSG address. |
| MORE: | MOV ZR | 2,3 | ;Adrs $\div 2$, Byte <br> ; Pointer to |
|  |  |  | ; Carry. |
|  | LDA | 0,0,3 | ;Get first two |
|  | MOV <br> MOVS |  | ; Which Byte? |
|  |  | 0,0, | ; $\mathrm{C}=0$, high byte |
|  |  | 3, MSK | ;first. |
|  | LDA |  | ;mask. |
|  | AND | 3,0 | ;Mask for bits |
|  |  |  | ;9-15. |
|  | JSR | QAPCHR | ;Go print char- |
|  |  |  | ; acter - ${ }^{\text {cher }}$ ? |
|  | SUB \# | 0,1,SNR | ; Char=BELL? |
|  | $\begin{aligned} & \text { JMP } \\ & \text { MOV } \end{aligned}$ | DONE | ;Yes, done. |
|  |  | 0,0,SNR | ; Char = NULL? |
|  | JMP | - +3 | ;Yes, substitute ; a CR. |
|  | INC | 2,2 | ;No, bump byte |
|  |  |  | ;pointer. |
|  | JMP | MORE | ;Go get more |
|  |  |  | ;message. |
|  | LDA | 0, CR | ;Get ASCII CR. |
|  | JSR | @APCHR | ; Print CR and LF. |



SAMPLE
PROGRAMS
(Continued)


SAMPLE

PROGRAMS
(Continued)

|  | JMP | 0,3 | ; Return to calling |
| :---: | :---: | :---: | :---: |
|  |  |  | ;routine. |
| SACO: | 0 |  | ; Temporary stor- |
| SAC2: | 0 |  | ;age for accumu- |
| PC.CRY: | 0 |  | ;lators, return |
| C60: | 60 |  | ;address and |
|  |  |  | ; Carry. |
|  |  |  | ;ASCII ZERO. |


| ;Title: BNDEC |  |  |  |
| :---: | :---: | :---: | :---: |
| ; Binary to decimal conversion routine. |  |  |  |
| ; This routine converts a 16 -bit binary |  |  |  |
| ;integer to an ASCII character string |  |  |  |
| ; for output. The integer to be con- |  |  |  |
| ; verted is assumed to be in AC1. This |  |  |  |
| ;routi | e call | "PCHAR" | or the printing |
| ;of the decimal digit in ACO. This <br> ;routine is called through its page 0 link |  |  |  |
|  |  |  |  |
| ;as follows: |  |  |  |
| ; | LDA | 1,DIGIT |  |
| ; | JSR | @ABDEC |  |
| ABDEC: BNDEC |  |  | ; Page 0 link to |
|  |  |  | ; BNDEC |
| BNDEC: | STA | 0,SACO | ; Save ACO |
|  | STA | 2,SAC2 | ; Save AC2 |
|  | MOVL | 3,3 | ; Combine return |
|  |  |  | ;address with |
|  |  |  | ; Carry. |
|  | STA | 3,PC.CRY | ; Save both. |
|  | LDA | 3,INST | ; Set up LDA |
|  |  |  | ; command |
|  | STA | 3, + + | ;with decimal |
|  |  |  | ; constant. |
| LOOP: | 0 |  | ; AC2=Power of Ten. |
|  | LDA | 0,C60 | ; ${ }^{\text {COO}}$ =ASCII ZERO. |
|  | SUBO | 2,1,SNC | ;Subtract decimal |
|  |  |  | ;constant from |
|  |  |  | ;integer |
|  | INC | 0,0,SKP | ; No underflow, |
|  |  |  | ;inc ASCII char. |
|  | ADD | 2,1,SKP | ; If underflow, |
|  |  |  | ;add back. |
|  | JMP | --3 | ; No underflow, try |
|  |  |  | ; subtract again. |
|  | JSR | @APCHR | ; Print the digit. |
|  | ISZ | LOOP | ; Inc LDA command. |
|  | MOVR | 2,2,SNC | ;Last digit con- |
|  |  |  | ; verted? |
|  | JMP | LOOP | ;No, continue |
|  | LDA | 3,PC.CRY | ;Get return and |
|  |  |  | ; Carry. |
|  | MOV ZR | 3,3 | ; Restore both. |
|  | LDA | 2,SAC2 | ; Restore AC2 |
|  | LDA | 0,SACO | ; Restore ACO |
|  | JMP | 0,3 | ;Return to calling |
|  |  |  | ;routine. |


| SAMPLE PROGRAMS (Continued) | TENS: <br> INST: <br> C60: <br> SACO: <br> SAC2: <br> PC.CRY: | $\begin{aligned} & . \text { RDX } \\ & 10000 \\ & 10000 \\ & 100 \\ & 10 \\ & 1 \\ & \text {. RDX } \\ & \\ & \text { LDA } \\ & \\ & 60 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | 10 | ;The information ;which follows ;is decimal. <br> ;Decimal $10000=$ <br> ; Octal 23420. <br> ;Decimal $1000=$ <br> ; Octal 1750. <br> ;Decimal $100=$ <br> ; Octal 144 <br> ;Decimal $10=$ <br> ; Octal 12. <br> ;Decimal $1=$ Octal 1. <br> ; Return to octal <br> ;input mode. <br> ; This instr, gets ;executed from ; LOOP. <br> ;ASCII ZERO. <br> ; Temporary storage ;for accumulators, ;return address ;and Carry. |
| :---: | :---: | :---: | :---: | :---: |

APPENDIX B
PROGRAMMING ..... TRICKS

1. Clear $A C$ and Carry. SUBO AC,AC
2. Clear AC and preserve Carry.
SUBC AC,AC
3. Generate the indicated constants.

| SUBZL | AC, AC | ; generate +1 |
| :--- | :--- | :--- |
| ADC | AC, AC | ;generate -1 |
| ADCZL | AC, AC | ;generate -2 |

4. Inclusive $O R$ the content of two accumulators.
COM
AND

$$
0,1
$$

$$
\text { ADC } \quad 0,1
$$

5. Exclusive OR the content of two accumulators.
MOV ..... 1,2
ANDZL

                             ,
    ADD $\quad 0,1$
SUB 2,1
6. Let ACX by any accumulator whose contents are zero.
INCZL ACX,ACX ; generate +2 INCOL ACX,ACX
; generate +3INCS ACX,ACX
;generate +400

PROGRAMMING TRICKS (Continued)
7. Without using a constant from memory:
a. Subtract 1 from an accumulator.
$\left\{\begin{array}{l}\text { NEG AC,AC }\end{array}\right.$
COM AC,AC
b. Add +3 to an $A C$.
$\begin{cases}\text { INCR } & \text { AC, AC } \\ \text { INCL } & \text { AC, AC }\end{cases}$
c. Complement bit 0 in $A C$.

ADDOR AC,AC
8. Check if both bytes in an accumulator are equal.

MOVS ACS,ACD
SUB ACS,ACD,SZR
$\begin{array}{lll}\text { JMP --- } & \text {; not equal } \\ \text {--- } & \text {; equal }\end{array}$ --- --- ;equal
9. Check if two accumulators are both zero.
MOV ACS,ACS,SNR
MOV

JMP --- ; not both zero --- --- ;both zero
(This technique does not destroy either accumulator, nor does it alter Carry.)

PROGRAMMING TRICKS （Continued）

10．Check an ASCII character to make sure it is a decimal digit．The character is in ACS and is not destroyed by the test．Accumulators ACX and ACY are destroyed．

| LDA | ACX，C60 | ； $\mathrm{ACX}=\mathrm{ASCII}$ |
| :---: | :---: | :---: |
|  |  | ；zero |
| LDA | ACY，C71 | ； $\mathrm{ACY}=\mathrm{ASCII}$ |
|  |  | ；nine |
| ADCZ 非 | ACY，ACS，SNC | ；skips if |
|  |  | ；（ACS）＞ 9 |
| ADCZ \＃ | ACX，ACX，SZC | ；skips if |
| JMP | －－－ | ； （ACS ${ }^{\text {digit }}$ |
| －－－ | － | $\begin{aligned} & \text {;not digit } \\ & \text {;digit } \end{aligned}$ |
| C60 | 60 | ；ASCII zero |
| C71 | 71 | ；ASCII nine |

11．Test an accumulator for zero．

| MOV | AC，AC，SZR |  |
| :--- | :--- | :--- |
| JMP | not zero |  |

12．Test an accumulator for $\mathbf{- 1}$ ．
COM非 AC，AC，SZR
JMP－－－；not－1
－ーー－$\quad$－－

13．Test an accumulator for 2 or greater．

| MOV ZR\＃ | AC，AC，SNR |  |
| :---: | :---: | :---: |
| JMP | －－－ | ；less than |
|  |  | ；2 or greater |

14．Assume it is known that AC contains $0,1,2$ ，or 3 ．Find out which one．

MOVZR非 AC，AC，SEZ
JMP THREE ；was 3
MOV AC，AC，SNR
JMP ZERO ；was O
$\begin{array}{lll}\text { MOVZR非 } & \text { AC，AC，SZR } \\ \text { JMP } & \text { TWO } & \\ \text { ；was } 2\end{array}$

| JMP | TWO | ；－Was 2 |
| :--- | :--- | :--- |
| --- | ；was 1 |  |

15. Multiply an $A C$ by the indicated value.

| MOV | ACX, ACX | ;multiply by 1 |
| :---: | :---: | :---: |
| MOV ZL | ACX, ACX | ;multiply by 2 |
| MOV ZL | ACX, ACY | ;multiply by 3 |
| ADD | ACY, ACX |  |
| ADDZL | ACX, ACX | ;multiply by 4 |
| MOV | ACX, ACY | ;multiply by 5 |
| ADDZL | ACX, ACX |  |
| ADD | ACY, ACX |  |
| MOV ZL | ACX, ACY | ;multiply by 6 |
| ADDZL | ACY, ACX |  |
| MOV ZL | ACX, ACY | ;multiply by 7 |
| ADDZL | ACY, ACY |  |
| SUB | ACX, ACY | ;in ACY |
| ADDZL | ACX, ACX | ;multiply by 8 |
| MOV ZL | ACX, ACX |  |
| MOV ZL | ACX, ACY | ;multiply by 9 |
| ADDZL | ACY, ACY |  |
| ADD | ACY, ACX |  |
| MOV | ACX, ACY | ;multiply by 10 |
| ADDZL | ACX, ACX | 10 |
| ADDZL | ACY, ACX |  |
| MOV ZL | ACX, ACY | ;multiply by 12 |
| ADDZL | ACY, ACX | 10 |
| MOVZL | ACX, ACX |  |
| MOV ZL | ACX, ACY | ;multiply by 18 |
| ADDZL | ACY, ACY | 10 |
| ADDZL | ACY, ACX |  |

## APPENDIX C

INSTRUCTION MNEMONICS

| 000000 | JMP | 062400 | DIC |
| :---: | :---: | :---: | :---: |
| 000001 | SKP | 062500 | DICS |
| 000002 | SZC | 062600 | DICC |
| 000003 | SNC | 062677 | IORST |
| 000004 | SZR | 062700 | DICP |
| 000005 | SNR | 063000 | DOC |
| 000006 | SEZ | 063077 | HALT |
| 000007 | SBN | 063100 | DOCS |
| 000010 | \＃ | 063200 | DOCC |
| 002000 | ¢ | 063300 | DOCP |
| 004000 | JSR | 063400 | SKPBN |
| 010000 | ISZ | 063500 | SKPBZ |
| 014000 | DSZ | 063600 | SKPDN |
| 020000 | LDA | 063700 | SKPDZ |
| 040000 | STA | 073101 | DIV |
| 060000 | NIO | 073301 | MUL |
| 060100 | NIOS | 100000 | ¢ |
| 060177 | INTEN | 100000 | COM |
| 060200 | NIOC | 10010 | COM \＃ |
| 060277 | INTDS | 10020 | COMZ |
| 060300 | NIOP | 10030 | COMZ 非 |
| 060400 | DIA | 10010 | COMO |
| 060177 | READS | 10050 | COMO \＃ |
| 060500 | DIAS | 10060 | COMC |
| 060600 | DIAC | 10070 | COML |
| 060800 | DIAP | 100110 | COM |
| 061000 | DOA | 100120 | COMZL |
| 061100 | DOAS | 100130 | COMZL非 |
| 061200 | DOAC | 100140 | COMOL |
| 061300 | DOAP | 100150 | COMOL |
| 061400 | DIB | 100160 | COMCL |
| 061477 | INTA | 100170 | COMCL |
| 061500 | DIBS | 100200 | COMR |
| 061600 | DIBC | 100210 | COMR非 |
| 061700 | DIBP | 100220 | COMZR |
| 062000 | DOB | 100230 | COMZR非 |
| 062077 | MSKO | 100240 | COMOR |
| 062100 | DOBS | 100250 | COMOR非 |
| 062200 | DOBC | 100260 | COMCR |
| 062300 | DORP | 100270 | COMCR |


| NUMERIC | 100300 | COMS | 101070 | MOVC\＃ |
| :---: | :---: | :---: | :---: | :---: |
| LISTING | 100310 | COMS \＃ | 101100 | MOVL |
| （Continued） | 100320 | COMZS | 101110 | MOVL $⿰ ⿰ 三 丨 ⿰ 丨 三 一$ 相 |
|  | 100330 | COMZS\＃ | 101120 | MOV ZL |
|  | 100340 | COMOS | 101130 | MOV ZL \＃ |
|  | 100350 | COMOS\＃ | 101140 | MOVOL |
|  | 100360 | COMCS | 101150 | MOVOL \＃ |
|  | 100370 | COMCS\＃ | 101160 | MOVCL |
|  | 100400 | NEG | 101170 | MOVCL |
|  | 100410 | NEG \＃ | 101200 | MOVR |
|  | 100420 | NEGZ | 101210 | MOVR\＃ |
|  | 100430 | NEGZ \＃ | 101220 | MOV ZR |
|  | 100440 | NEGO | 101230 | MOVZR非 |
|  | 100450 | NEGO非 | 101240 | MOVOR |
|  | 100460 | NEGC | 101250 | MOVOR\＃ |
|  | 100470 | NEGC\＃ | 101260 | MOVCR |
|  | 100500 | NEGL\＃ | 101270 | MOVCR\＃ |
|  | 100520 | NEGZL | 101300 | MOVS |
|  | 100530 | NEGZL非 | 101310 | MOVS \＃ |
|  | 100540 | NEGOL | 101320 | MOVZS |
|  | 100550 | NEGOL\＃ | 101330 | MOV ZS\＃ |
|  | 100560 | NEGCL | 101340 | MOVOS |
|  | 100570 | NEGCL\＃ | 101350 | MOVOS⿰⿰三丨⿰丨三一灬 |
|  | 100600 | NEGR | 101360 | MOVCS |
|  | 100610 | NEGR非 | 101370 | MOVCS\＃ |
|  | 100620 | NEGZR | 101400 | INC |
|  | 100630 | NEGZR\＃ | 101410 | INC |
|  | 100640 | NEGOR | 101420 | INCZ |
|  | 100650 | NEGOR\＃ | 101430 | INCZ $⿰ ⿰ 三 丨 ⿰ 丨 三 一 1$ |
|  | 100660 | NEGCR | 101440 | INCO |
|  | 100670 | NEGCR\＃ | 101450 | INCO \＃ |
|  | 100700 | NEGS | 101460 | INCC |
|  | 100710 | NEGS\＃ | 101470 | INCC\＃ |
|  | 100720 | NEGZS | 101500 | INCL |
|  | 100730 | NEGOS | 101510 | INCL\＃ |
|  | 100750 | NEGOS\＃ | 101520 | INCZL |
|  | 100760 | NEGCS | 101530 | INCZL\＃ |
|  | 100770 | NEGCS\＃ | 101540 | INCOLO |
|  | 101000 | MOV | 101550 | INCOL |
|  | 101010 | MOV $⿰ ⿰ 三 丨 ⿰ 丨 三 一$ | 101560 | INCCL |
|  | 101020 | MOV Z | 101570 | INCCL\＃ |
|  | 101030 | MOVZ ${ }^{\text {P }}$ | 101600 | INCR |
|  | 101040 | MOVO | 101610 | INCR非 |
|  | 101050 | MOVO非 | 101620 | INCRZR |
|  | 101060 | MOVC | 101630 | INCZR\＃ |


| NUMERIC | 101640 | INCOR | 102460 | SUBC |
| :---: | :---: | :---: | :---: | :---: |
| LISTING | 101650 | INCOR非 | 102470 | SUBC非 |
| （Continued） | 101660 | INCCR | 102500 | SUBL |
|  | 101700 | INCS | 102510 | SUBL\＃ |
|  | 101710 | INCS非 | 102520 | SUBZL |
|  | 101720 | INCZS | 102530 | SUBZL \＃ |
|  | 101730 | INCZS\＃ | 102540 | SUBOL |
|  | 101740 | INCOS | 102550 | SUBOL ${ }^{\text {P }}$ |
|  | 101750 | INCOS\＃ | 102560 | SUBCL |
|  | 101760 | INCCS | 102570 | SUBCL |
|  | 101770 | INCCS\＃ | 102600 | SUBR |
|  | 102000 | ADC | 102610 | SUBR\＃ |
|  | 102010 | ADC | 102620 | SUZBR |
|  | 102020 | ADCZ | 102630 | SUBZR非 |
|  | 102030 | ADCZ \＃ | 102640 | SUBOR |
|  | 102040 | ADCO | 102650 | SUBOR\＃ |
|  | 102050 | ADCO \＃ | 102660 | SUBCR |
|  | 102060 | ADCC | 102670 | SUBCR非 |
|  | 102070 | ADCC 非 | 102700 | SUBS |
|  | 102100 | ADCL | 102710 | SUBS非 |
|  | 102110 | ADCL非 | 102720 | SUBZS |
|  | 102120 | ADCZL | 102730 | SUBZS非 |
|  | 102130 | ADCZL非 | 102740 | SUBOS |
|  | 102140 | ADCOL | 102750 | SUBOS非 |
|  | 102150 | ADCOL \＃ | 102760 | SUBCS |
|  | 102160 | ADCCL | 102770 | SUBCS非 |
|  | 102170 | ADCCL非 | 103000 | ADD |
|  | 102200 | ADCR | 103010 | ADD非 |
|  | 102210 | ADCR非 | 103020 | ADDZ |
|  | 102220 | ADCZR | 103030 | ADDZ \＃ |
|  | 102230 | ADCZR\＃ | 103040 | ADDO |
|  | 102240 | ADCOR | 103050 | ADDO非 |
|  | 102250 | ADCOR\＃ | 103060 | ADDC |
|  | 102260 | ADCCR | 103070 | ADDC \＃ |
|  | 102270 | ADCCR\＃ | 103100 | ADDL |
|  | 102300 | ADCS | 103110 | ADDL \＃ |
|  | 102310 | ADCS\＃ | 103120 | ADDZL |
|  | 102320 | ADCZS | 103130 | ADDZL非 |
|  | 102330 | ADCZS\＃ | 103140 | ADDOL |
|  | 102340 | ADCOS | 103150 | ADDOL |
|  | 102350 | ADCOS\＃ | 103160 | ADDCL |
|  | 102360 | ADCCS | 103170 | ADDCL非 |
|  | 102370 | ADCCS\＃ | 103200 | ADDR |
|  | 102400 | SUB | 103210 | ADDR\＃ |
|  | 102410 | SUB\＃ | 103220 | ADDZ R |
|  | 102420 | SUBZ | 103230 | ADDZR\＃ |
|  | 102430 | SUBZ \＃ | 103240 | ADDOR |
|  | 102440 | SUBO | 103250 | ADDOR非 |
|  | 102450 | SUBO\＃ | 103260 | ADDCR |


| NUMERIC | 103270 | ADDCR非 |
| :---: | :---: | :---: |
| LISTING | 103300 | ADDS |
| （Continued） | 103310 | ADDS\＃ |
|  | 103320 | ADDZS |
|  | 103330 | ADDZS非 |
|  | 103340 | ADDOS |
|  | 103350 | ADDOS ${ }^{\text {P }}$ |
|  | 103360 | ADDCS |
|  | 103370 | ADDCS\＃ |
|  | 103400 | AND |
|  | 103410 | AND\＃ |
|  | 103420 | ANDZ |
|  | 103430 | ANDZ $⿰ ⿰ 三 丨 ⿰ 丨 三 一 1$ |
|  | 103440 | ANDO |
|  | 103450 | ANDO\＃ |
|  | 103460 | ANDC |
|  | 103470 | ANDC非 |
|  | 103500 | ANDL |
|  | 103510 | ANDL \＃ |
|  | 103520 | ANDZL |
|  | 103530 | ANDZL\＃ |
|  | 103540 | ANDOL |
|  | 103550 | ANDOL |
|  | 103560 | ANDOL |
|  | 103570 | ANDOL \＃ |
|  | 103600 | ANDR |
|  | 103610 | ANDR非 |
|  | 103620 | ANDZR |
|  | 103630 | ANDZR\＃ |
|  | 103640 | ANDOR |
|  | 103650 | ANDOR\＃ |
|  | 103660 | ANDCR |
|  | 103670 | ANDCR非 |
|  | 103700 | ANDS |
|  | 103710 | ANDS\＃ |
|  | 103720 | ANDZS |
|  | 103730 | ANDZS\＃ |
|  | 103740 | ANDOS |
|  | 103750 | ANDOS非 |
|  | 103760 | ANDCS |
|  | 103770 | ANDCS\＃1 |


| ALPHABETIC LISTING | ADC | 102000 | Add the complement of $A C S$ to $A C D$; use Carry as base for carry bit. |
| :---: | :---: | :---: | :---: |
|  | ADCC | 102060 | Add the complement of ACS to ACS; use complement of Carry as base for carry bit. |
|  | ADCCL | 102160 | Add the complement of ACS to ACD; use complement of Carry as base for carry bit; rotate left. |
|  | ADCCR | 102260 | Add the complement of $A C S$ to $A C D$; use complement of Carry as base for carry bit; rotate right. |
|  | ADCCS | 102360 | Add the complement of ACS to ACD; use complement of Carry as base for carry bit; swap halves of result. |
|  | ADCL | 102100 | Add the complement of ACS to ACD; use Carry as base for carry bit; rotate left. |
|  | ADCO | 102040 | Add the complement of $A C S$ to $A C D$; use 1 as base for carry bit. |
|  | ADCOL | 102140 | Add the complement of $A C S$ to $A D C$; use 1 as base for carry bit; rotate left. |
|  | ADCOR | 102240 | Add the complement of $A C S$ to $A C D$; use 1 as base for carry bit; rotate right. |
|  | ADCOS | 102340 | Add the complement of $A C S$ to $A C D$; use 1 as base for carry bit; swap halves of result. |
|  | ADCR | 102200 | Add the complement of ACS to ACD; use Carry as base for carry bit; rotate right. |


| ALPHABETIC LISTING (Continued) | ADCS | 102300 | Add the complement of $A C S$ to $A C D$; use Carry as base for carry bit; swap halves of result. |
| :---: | :---: | :---: | :---: |
|  | ADCZ | 102020 | Add the complement of $A C S$ to $A C D$; use 0 as base for carry bit. |
|  | ADCZL | 102120 | Add the complement of $A C S$ to $A C D$; use 0 as base for carry bit; rotate left. |
|  | ADCZR | 102220 | Add the complement of $A C S$ to $A C D$; use 0 as base for carry bit; rotate right. |
|  | ADCZS | 102320 | Add the complement of $A C S$ to $A C D$; use 0 as base for carry bit; swap halves of result. |
|  | ADD | 103000 | Add ACS to ACD; use Carry as base for carry bit. |
|  | ADDC | 103060 | Add ACS to ACD; use complement of Carry as base for carry bit. |
|  | ADDCL | 103160 | Add ACS to ACD; use complement of Carry as base for carry bit; rotate left. |
|  | ADDCR | 103260 | Add ACS to ACD; use complement of Carry as base for carry bit; rotate right. |
|  | ADDCS | 103360 | Add ACS to ACD; use complement of Carry as base for carry bit; swap halves of result. |


| ALPHABETIC LISTING | ADDL | 103100 | Add ACS to ACD; use Carry as base for carry bit; rotate left. |
| :---: | :---: | :---: | :---: |
|  | ADDO | 103040 | Add ACS to ACD; use 1 as base for carry bit. |
|  | ADDOL | 103140 | Add ACS to ACD; use 1 as base for carry bit; rotate left. |
|  | ADDOR | 103240 | Add ACS to ACD; use 1 as base for carry bit; rotate right. |
|  | ADDOS | 103340 | Add ACS to ACD; use 1 as base for carry bit; swap halves of result. |
|  | ADDR | 103200 | Add ACS to ACD; use Carry as base for carry bit; rotate right. |
|  | ADDS | 103300 | Add ACS to ACD; use Carry as base for carry bit; swap halves of result. |
|  | ADDZ | 103020 | Add ACS to ACD; use 0 as base for carry bit. |
|  | ADD2L | 103120 | Add ACS to ACD; use 0 as base for carry bit; rotate left. |
|  | ADD2R | 103220 | Add ACS to ACD; use 0 as base for carry bit; rotate right. |
|  | ADD2S | 103320 | Add ACS to ACD; use 0 as base for carry bit; swap halves of result. |
|  | AND | 103400 | And ACS with ACD; use Carry as carry bit. |
|  | ANDC | 103460 | And ACS with ACD; use complement of Carry as carry bit. |

ALPHABETIC
LISTING

(Continued) $\quad$ ANDCL 103560 | And ACS with ACD; use complement |
| :--- |
| of Carry as carry bit; rotate left. |

| ALPHABETIC <br> LISTING <br> (Continued) | COM 100000 | Place the complement of ACS in <br> ACD; use Carry as carry bit. |
| :--- | :--- | :--- | :--- |
|  | COMC 100060 | Place the complement of ACS in <br> ACD; use complement of Carry as |
| carry bit. |  |  |


| ALPHABETIC LISTING (Continued) | COMR | 100200 | Place the complement of ACS in ACD; use Carry as carry bit; rotate right. |
| :---: | :---: | :---: | :---: |
|  | COMS | 100300 | Place the complement of ACS in ACD; use Carry as carry bit; swap halves of result. |
|  | COMZ | 100020 | Place the complement of ACS in ACD; use 0 as carry bit. |
|  | COMZL | 100120 | Place the complement of ACS in ACD; use 0 as carry bit; rotate left. |
|  | COMZR | 100220 | Place the complement of ACS in ACD; use 0 as carry bit; rotate right. |
|  | COMZS | 100320 | Place the complement of ACS in ACD; use 0 as carry bit; swap halves of result. |
|  | DIA | 060400 | Data in, A buffer to AC. |
|  | DIAC | 060600 | Data in, A buffer to AC; clear device. |
|  | DIAP | 060700 | Data in, A buffer to AC; send special pulse to device. |
|  | DIAS | 060500 | Data in, A buffer to AC; start device. |
|  | DIB | 061400 | Data in, B buffer to AC. |
|  | DIBC | 061600 | Data in, $B$ buffer to AC; clear device. |
|  | DIBP | 061700 | Data in, B buffer to AC; send special pulse to device. |
|  | DIBS | 061500 | Data in, B buffer to AC; start device. |


| ALPHABETIC | DIC | 062400 | Data in, C buffer to AC. |
| :---: | :---: | :---: | :---: |
| (Continued) | DICC | 062600 | Data in, $C$ buffer to $A C$; clear device. |
|  | DICP | 062700 | Data in, $C$ buffer to $A C$; send special pulse to device. |
|  | DICS | 062500 | Data in, C buffer to Ac; start device. |
|  | DIV | 073101 | If overflow, set Carry. Otherwise divide ACO-AC1 by AC2. Put quotient in AC1, remainder in ACO. |
|  | DOA | 061000 | Data out, AC to A buffer. |
|  | DOAC | 061200 | Data out, AC to A buffer; clear device. |
|  | DOAP | 061300 | Data out, AC to A buffer; send special pulse to device. |
|  | DOAS | 061100 | Data out, AC to A buffer; start device. |
|  | DOB | 062000 | Data out, $A C$ to $B$ buffer. |
|  | DOBC | 062200 | Data out, $A C$ to $B$ buffer; clear device. |
|  | DOBP | 062300 | Data out, $A C$ to $B$ buffer; send special pulse to device. |
|  | DOBS | 062100 | Data out, $A C$ to $B$ buffer; start device. |
|  | DOC | 063000 | Data out, AC to $C$ buffer. |
|  | DOCC | 063200 | Data out, $A C$ to $C$ buffer; clear device. |
|  | DOCP | 063300 | Data out, AC to $C$ buffer; send special pulse to device. |


| ALPHABETIC LISTING | DOCS | 063100 | Data out, AC to C buffer; start device. |
| :---: | :---: | :---: | :---: |
| (Continued) | DSZ | 014000 | Decrement location E by 1 and skip if result is zero. |
|  | HALT | 063077 | Halt the processor ( = DOC 0,CPU). |
|  | INC | 101400 | Place ACS + 1 in $A C D$; use Carry as base for carry bit. |
|  | INCC | 10460 | Place ACS + 1 in ACD; use complement of Carry as base for carry bit. |
|  | INCCL | 101560 | Place $\mathrm{ACS}+1$ in ACD ; use complement of Carry as base for carry bit; rotate left. |
|  | INCCR | 101660 | Place $A C S+1$ in $A C D$; use complement of Carry as base for carry bit; rotate right. |
|  | INCCS | 101760 | Place $A C S+1$ in $A C D$; use complement of Carry as base for carry bit; swap halves of result. |
|  | INCL | 101500 | Place $A C S+1$ in $A C D$; use Carry as base for carry bit; rotate left. |
|  | INCO | 101440 | Place $A C S+1$ in $A C D$; use 1 as base for carry bit. |
|  | INCOL | 101540 | Place $\mathrm{ACS}+1$ in ACD ; use 1 as base for carry bit; rotate left. |
|  | INCOR | 101640 | Place ACS + 1 in ACD; use 1 as base for carry bit; rotate right. |


| $\begin{aligned} & \text { ALPHABETIC } \\ & \text { LISTING } \\ & \text { (Continued) } \end{aligned}$ | INCOS | 101740 | Place ACS + 1 in ACD; use 1 as base for carry bit; swap halves of result. |
| :---: | :---: | :---: | :---: |
|  | INCR | 101600 | Place $A C S+1$ in $A C D$; use Carry as base for carry bit; rotate right. |
|  | INCS | 101700 | Place $\mathrm{ACS}+1$ in ACD ; use Carry as base for carry bit; swap halves of result. |
|  | INCZ | 101420 | Place ACS + 1 in ACD; use 0 as base for carry bit. |
|  | INCZL | 101520 | Place $A C S+1$ in $A C D$; use 0 as base for carry bit; rotate left. |
|  | INCZR | 101620 | Place $\mathrm{ACS}+1$ in ACD ; use 0 as base for carry bit; rotate right. |
|  | INCZS | 101720 | Place ACS + 1 in ACD; use 0 as base for carry bit; swap halves of result. |
|  | INTA | 061477 | Acknowledge interrupt by loading code of nearest device that is requesting an interrupt into $A C$ bits 10-15 (=DIB-, CPU). |
|  | INTDS | 060277 | Disable interrupt by clearing interrupt On ( $=$ NIOC CPU). |
|  | INTEN | 060177 | Enable interrupt by setting Interrupt On (=NIOS CPU). |
|  | IORST | 062677 | Clear all I/O devices, clear Interrupt $0 n$, reset clock to line frequence ( $=$ DICC $0, C P U$ ). |
|  | ISZ | 010000 | Increment location E by 1 and skip if result is zero. |


| ALPHABETIC <br> LISTING | JMP | 000000 | Jump to location E (put E in PC ). |
| :---: | :---: | :---: | :---: |
| (Continued) | JSR | 004000 | Load PC + 1 in AC3 and subroutine at location $E$ (put E in PC). |
|  | LDA | 020000 | Load contents of location E into AC. |
|  | MOV | 101000 | Move ACS to ACD; use Carry as carry bit. |
|  | MOVC | 101060 | Move ACS to ACD; use complement of Carry as carry bit. |
|  | MOVCL | 101160 | Move ACS to ACD; use complement of Carry as carry bit; rotate left. |
|  | MOVCR | 101260 | Move ACS to ACD; use complement of Carry as carry bit; rotate right. |
|  | MOVCS | 101360 | Move ACS to ACD; use complement of Carry as carry bit; swap halves of result. |
|  | MOVL | 101100 | Move ACS to ACD; use Carry as carry bit; rotate left. |
|  | MOVO | 101040 | Move ACS to ACD; use 1 as carry bit. |
|  | MOVOL | 101140 | Move ACS to ACD; use 1 as carry bit; rotate left. |
|  | MOVOR | 101240 | Move ACS to ACD; use 1 as carry bit; rotate right. |
|  | MOVOS | 101340 | Move ACS to ACD; use 1 as carry bit; swap halves of result. |
|  | MOVR | 101200 | Move ACS to ACD; use Carry as carry bit; rotate right. |


| $\begin{aligned} & \text { ALPHABETIC } \\ & \text { LISTING } \\ & \text { (Continued) } \end{aligned}$ | MOVS | 101300 | Move ACS to ACD; use Carry as carry bit; swap halves of result. |
| :---: | :---: | :---: | :---: |
|  | MOV Z | 101020 | Move ACS to ACD; use 0 as carry bit. |
|  | MOV ZL | 101120 | Move ACS to ACD; use 0 as carry bit; rotate left. |
|  | MOV ZR | 101220 | Move ACS to ACD; use 0 as carry bit; rotate right. |
|  | MOV ZS | 101320 | Move ACS to ACD; use 0 as carry bit; swap halves of result. |
|  | MSKO | 062077 | Set up Interrupt Disable flags according to mask in AC (=DOB -, CPU). |
|  | MUL | 073301 | Multiply AC1 by AC2, add product to $A C O$, put result in AC0-AC1. |
|  | NEG | 100400 | Place negative of ACS in ACD; use Carry as base for carry bit. |
|  | NEGC | 100460 | Place negative of ACS in ACD; use complement of Carry as base for carry bit. |
|  | NEGCL | 100560 | Place negative of $A C S$ in $A C D$; use complement of Carry as base for carry bit; rotate left. |
|  | NEGCR | 100660 | Place negative of $A C S$ in $A C D$; use complement of Carry as base for carry bit; rotate right. |
|  | NEGCS | 100760 | Place negative of $A C S$ in $A C D$; use complement of Carry as base for carry bit; swap halves of result. |

ALPHABETIC LISTING (Continued)

| NEGL | 100500 | Place negative of $A C S$ in $A C D$ use Carry as base for carry bit; rotate left. |
| :---: | :---: | :---: |
| NEGO | 100440 | Place negative of $A C S$ in $A C D$ use 1 as base for carry bit. |
| NEGOL | 100540 | Place negative of $A C S$ in $A C D$ use 1 as base for carry bit; rotate left. |
| NEGOR | 100640 | Place negative of ACS in ACD; use 1 as base for carry bit; rotate right. |
| NEGOS | 100740 | Place negative of $A C S$ in $A C D$; use 1 as base for carry bit; swap halves of result. |
| NEGR | 100600 | Place negative of $A C S$ in $A C D$; use Carry as carry bit; rotate right. |
| NEGS | 100700 | Place negative of ACS in ACD; use Carry as carry bit; swap halves of result. |
| NEGZ | 100420 | Place negative of $A C S$ in $A C D$; use 0 as base for carry bit. |
| NEGZL | 100520 | Place negative of $A C S$ in $A C D$ use 0 as base for carry bit; rotate left. |
| NEGZR | 100620 | Place negative of $A C S$ in $A C D$; use 0 as base for carry bit; rotate right. |
| NEGZS | 100720 | Place negative of $A C S$ in $A C D$ use 0 as base for carry bit; swap halves of result. |
| NIO | 060000 | No operation. |
| NIOC | 060200 | Clear device. |


| ALPHABETIC | NIOP | 060300 | Send special pulse to device. |
| :---: | :---: | :---: | :---: |
| (Continued) | NIOS | 060100 | Start device. |
|  | READS | 060477 | Read console data switches into $A C$ (=DIA -,CPU). |
|  | SBN | 000007 | Skip if both carry and result are nonzero (skip function in an arithmetic or logical instruction). |
|  | SEZ | 000006 | Skip if either carry or result is zero (skip function in an arithmetic or logical instruction). |
|  | SKP | 000001 | Skip (skip function in an arithmetic or logical instruction) |
|  | SKPBN | 063400 | Skip if Busy is 1. |
|  | SKPBZ | 063500 | Skip if Busy is 0. |
|  | SKPDN | 063600 | Skip if Done is 1. |
|  | SKPDZ | 063700 | Skip if Done is 0. |
|  | SNC | 000003 | Skip if carry bit is 1 (skip function in an arithmetic or logical instruction). |
|  | SNR | 000005 | Skip if result is nonzero (skip function in an arithmetic or logical instruction). |
|  | STA | 040000 | Store AC in location E. |
|  | SUB | 102400 | Subtract ACS from ACD; use Carry as base for carry bit. |
|  | SUBC | 102460 | Subtract ACS from ACD; use complement of Carry as base for carry bit. |

$\left.\begin{array}{llll}\begin{array}{ll}\text { ALPHABETIC } \\ \text { LISTING } \\ \text { (Continued) }\end{array} & \text { SUBCL } & 102560 & \begin{array}{l}\text { Subtract ACS from ACD; use } \\ \text { complement of Carry as base } \\ \text { for carry bit; rotate left. }\end{array} \\ & \text { SUBCR } 102660 & \begin{array}{l}\text { Subtract ACS from ADC; use } \\ \text { complement of Carry as base }\end{array} \\ \text { for carry bit; rotate right. }\end{array}\right\}$

ALPHABETIC
LISTING
(Continued)

| SUBZR | 102620 | Subtract ACS from ACD; use 0 as base for carry bit; rotate right. |
| :---: | :---: | :---: |
| SUBZS | 102720 | Subtract ACS from ACD; use 0 as base for carry bit; swap halves of result. |
| SZC | 000002 | Skip if carry is 0 (skip function in an arithmetic or logical instruction). |
| SZR | 000004 | Skip if result is zero (skip function in an arithmetic or logical instruction). |
| @ | 002000 | When this character appears in a memory reference instruction, the assembler places a 1 in bit 5 to produce indirect addressing. |
| e | 100000 | When this character appears with a 15-bit address, the assembler places a 1 in bit 0 , making the address indirect. |
| \# | 000010 | Appending this character to the mnemonic for an arithmetic or logical instruction places a 1 in bit 13 to prevent the processor from loading the 17-bit result in Carry and ACD. Thus the result of an instruction can be tested for a skip without affecting Carry or the accumulators. |

APPENDIX D
IN-OUT CODES


#### Abstract

The table on the next two pages lists the in-out devices, their octal codes, mnemonics, and DG option numbers. 800 series options are for the SUPERNOVA ${ }^{\circledR}$ * only, 8100 for the NOVA ${ }^{\circledR}$ * 1200, 8200 for the NOVA 800 , and 4000 series options are for all machines or the NOVA only. Codes 40 and above are used in pairs ( $40-41,42-43 \ldots$ ) for receiver-transmitter sets in the high speed communications controller.

The table beginning on page $D-4$ lists the complete Teletype code. The lower-case character set (codes 140-176) is not available on the Model 33 or 35 , but giving one of these codes causes the teletypewriter to print the corresponding upper-case character. Other differences between the 33-35 and the 37 are mentioned in the table. The definitions of the control codes are those given by ASCII. Most control codes, however, have no effect on the computer teletypewriter, and the definitions bear no necessary relation to the use of the codes in conjunction with the software.


[^2]| IN-OUT DEVICES |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Octal Code | Mnemonic | Priority <br> Mask <br> Bit | Device | Option <br> Number |
| 01 | MDV |  | Multiply-divide | A |
| 02 | MAPO |  |  |  |
| 03 | MAP 1 |  | Memory allocation and | 8008 |
| 04 | MAP2 |  | protection |  |
| 05 ( 05 |  |  |  |  |
| 06 | MCAT | 12 | Multiprocessor adapter transmitter | 4038 |
| 07 | MCAR | 12 | Multiprocessor adapter receiver |  |
| 10 | TTI | 14 | Teletype input | 4010 |
| 11 | TTO | 15 | Teletype output |  |
| 12 | PTR | 11 | Papertape reader | 4011 |
| 13 | PTP | 13 | Papertape punch | 4012 |
| 14 | RTC | 13 | Real-time clock | 4008 |
| 15 | PLT | 12 | Incremental plotter | 4017 |
| 16 | CRD | 10 | Card reader | 4016 |
| 17 | LPT | 12 | Line printer | 4018 |
| 20 | DSK | 9 | Disc | 4019 |
| 21 | ADCV | 8 | A/D converter | 40324033 |
| 22 | MTA | 10 | Industry compatible magnetic tape | 4033 |
| 23 | DACV | - | D/A converter | 4037 |
| 24 | DCM | 0 | Data communications | 4026 |
| 25 |  |  | multiplexer |  |
| 26 |  |  | Other multiplexers and/ |  |
| 27 |  |  | or control signal options |  |
| 30 退 |  |  |  |  |
| 31* | IBM1 | 13 | IBM 360 interface | 4025 |
| 32 | IBM2 |  |  |  |
| 33 |  |  |  |  |
| 34 |  |  |  |  |
| 35 |  |  |  |  |
| 36 |  |  |  |  |
| 37 |  |  |  |  |
| 40 |  | 8 | Receiver | 4015 |
| 4188 Transmitter |  |  |  |  |
| 42 |  |  |  |  |
| $\begin{array}{ll} \hline \text { A SUPE } \\ * & \text { Code } \end{array}$ | $\overline{\mathrm{NOVA},} 8007$ returned | OVA 1200, NTA | NOVA 800, 8207; NOVA, | $4031$ |

IN-OUT
DEVICES
(Continued)

| Octal Code | Mnemonic | Priority Mask Bit | Device | Option Number |
| :---: | :---: | :---: | :---: | :---: |
| 43 |  |  |  |  |
| 44 |  |  |  |  |
| 45 |  |  |  |  |
| 46 |  |  |  |  |
| 47 |  |  |  |  |
| 50 |  |  | Second Teletype input | 4010 |
| 51 |  |  | Second Teletype output |  |
| 52 |  |  | Second papertape reader | 4011 |
| 53 |  |  | Second papertape | 4012 |
| 54 |  |  | punch |  |
| 55 |  |  |  |  |
| 56 |  |  |  |  |
| 57 |  |  |  |  |
| 60 |  |  | Second disc | 4019 |
| 61 |  |  |  |  |
| 62 |  |  | Second magnetic tape | 4030 |
| 63 |  |  |  |  |
| 64 |  |  |  |  |
| 65 |  |  |  |  |
| 66 |  |  |  |  |
| 67 | . |  |  |  |
| 70 |  |  |  |  |
| 71* |  |  |  |  |
| 72 |  |  | Second IBM 360 interface | 4025 |
| 73 |  |  |  |  |
| 74 |  |  |  |  |
| 75 |  |  |  |  |
| 76 |  |  |  |  |
|  |  |  | Central processor | B |
| 77 | CPU |  | Power monitor and auto restart | C |

* Code returned by INTA

B SUPERNOVA, 8001; NOVA 1200, 8101; NOVA 800, 8201; NOVA, 4001
C SUPERNOVA, 8006; NOVA 1200, 8106; NOVA 800, 8206; NOVA, 4006

| $\begin{aligned} & \text { TELETY } \\ & \text { CODE } \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: |
| Even Parity Bit | $\begin{aligned} & \text { 7-Bit } \\ & \text { Octal } \\ & \text { Code } \end{aligned}$ | Character | Remarks |
| 0 | 000 | NUL | Null, tape feed. Repeats on Model 37. Control shift $P$ on Model 33 and 35 . |
| 1 | 001 | SOM | Start of heading; also SOM, start of message. Control A. |
| 1 | 002 | STX | Start of text; also $F O A$, end of address. Control B. |
| 0 | 003 | ETX | End of text; also FOM, end of message. Control C. |
| 1 | 004 | EOT | End of transmission (END); shuts off TWX machines. Control D. |
| 0 | 005 | ENQ | Enquiry (ENORY); also WRU "who are you?" Triggers identification. ("Here is ...") at remote station if so equipped. Control E. |
| 0 | 006. | ACK | Acknowledge; also RU, "Are you...?" Control F. |
| 1 | 007 | BEL | Rings the bell. Control G. |
| 1 | 010 | BS | Backspace, also EEO, format effector. Backspaces some machines. Repeats on Model 37. Control II on Model 33 and 35 . |
| 0 | 011 | HT | Horizontal tab. Control on Model 33 and 35 . |
| 0 | 012 | LF | Line feed or line space (NRE LINE); advances paper to next line. Repeats on Model 37. Duplicated by control I on Model 33 and 35. |

TELETYPE CODE (Continued)

| Even <br> Parity <br> Bit | $\begin{aligned} & \text { 7-Bit } \\ & \text { Octal } \\ & \text { Code } \end{aligned}$ | Character |
| :---: | :---: | :---: |
| 1 | 013 | VT |
| 0 | 014 | FF |
| 1 | 015 | CR |
| 1 | 016 | So |
| 0 | 017 | SI |
| 1 | 020 | DLE |
| 0 | 021 | DC1 |
| 0 | 022 | DC2 |
| 1 | 023 | DC3 |
| 0 | 024 | DC4 |
| 1 | 025 | NAK |
| 1 | 026 | SYN |
| 0 | 027 | ETB |
| 0 | 030 | CAN |
| 1 | 031 | EM |

```
        Remarks
Vertical tab (VTAB). Control C on
    Model }33\mathrm{ and 35.
Form feed to top of next page (PAGE).
Control L.
Carriage return to beginning of line.
Control M on Model }33\mathrm{ and 35.
Shift out; changes ribbon color to red.
Control N.
Shift in; changes ribbon color to black.
Control O.
Data link escape. Control P (DCO).
Device control 1, turns transmitter
(reader) on. Control Q (XON).
Device control 2, turns punch or
auxiliary on. Control R (TAPE,AUX ON).
Device control 3, turns transmitter
(reader) off. Control S (XOFF).
Device control 4, turns punch or
auxiliary off. Control T (AUX OFF).
Negative acknowledge; also ERR, error.
Control U.
Synchronous idle (SYNC). Control V.
End of transmission block; also MM,
logical end of medium. Control W.
Cancel (CANCL). Control X.
End of medium. Control Y.
```

| TELETY <br> CODE <br> (Conti |  |  |  |
| :---: | :---: | :---: | :---: |
| Even <br> Parity <br> Bit | 7-Bit Octal Code | Character | Remarks |
| 1 | 032 | SUB | Substitute. Control Z . |
| 0 | 033 | ESC | Escape, prefix. This code is also generated by control shift $K$ on Model 33 and 35. |
| 1 | 034 | ES | File separator. Control shift L on Model 33 and 35. |
| 0 | 035 | GS | Group separator. Control shift $M$ and Model 33 and 35. |
| 0 | 036 | RS | Record separator. Control N on Model 33 and 35. |
| 1 | 037 | US | Unit separator. Control shift 0 on Model 33 and 35. |
| 1 | 040 | SP | Space. |
| 0 | 041 | $!$ |  |
| 0 | 042 | " |  |
| 0 | 043 | 非 |  |
| 0 | 044 | \$ |  |
| 1 | 045 | \% |  |
| 1 | 046 | \& |  |
| 0 | 047 | 1 | Accent acute or apostrophe. |
| 0 | 050 | ( |  |
| 1 | 051 | ) |  |
| 1 | 053 | * | Repeats on Model 37. |

TELETYPE
CODE
(Continued)

| Even <br> Parity <br> Bit | 7-Bit Octal Code | Character | Remarks |
| :---: | :---: | :---: | :---: |
| 0 | 053 | + |  |
| 0 | 054 | , |  |
| 0 | 055 | - | Repeats on Model 37. |
| 0 | 056 | - | Repeats on Model 37. |
| 1 | 057 | / |  |
| 0 | 060 | 0 |  |
| 1 | 061 | 1 |  |
| 1 | 062 | 2 |  |
| 0 | 063 | 3 |  |
| 1 | 064 | 4 |  |
| 0 | 065 | 5 |  |
| 0 | 066 | 6 |  |
| 1 | 067 | 7 |  |
| 1 | 070 | 8 |  |
| 0 | 071 | 9 |  |
| 0 | 072 | : |  |
| 1 | 073 | ; |  |
| 0 | 074 | $<$ |  |
| 1 | 075 | $=$ | Repeats on Model 37. |
| 1 | 076 | > |  |


| $\begin{aligned} & \text { TELETYP } \\ & \text { CODE } \\ & \text { (Contin } \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: |
| Even <br> Parity <br> Bit | $\begin{aligned} & \text { 7-Bit } \\ & \text { Octal } \\ & \text { Code } \end{aligned}$ | Character | Remarks |
| 0 | 077 | ? |  |
| 1 | 100 | @ |  |
| 0 | 101 | A |  |
| 0 | 102 | B |  |
| 1 | 103 | C |  |
| 0 | 104 | D |  |
| 1 | 105 | E |  |
| 1 | 106 | F |  |
| 0 | 107 | G |  |
| 0 | 110 | H |  |
| 1 | 111 | I |  |
| 1 | 112 | J |  |
| 0 | 113 | K |  |
| 1 | 114 | L |  |
| 0 | 115 | M |  |
| 0 | 116 | N |  |
| 1 | 117 | 0 |  |
| 0 | 120 | P |  |
| 1 | 121 | Q |  |
| 1 | 122 | R |  |
| 0 | 123 | S |  |


| $\begin{aligned} & \text { TELETYPE } \\ & \text { CODE } \\ & \text { (Continued) } \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: |
| Even Parity Bit | 7-Bit Octal Code | Character | Remarks |
| 1 | 124 | T |  |
| 0 | 125 | U |  |
| 0 | 126 | V |  |
| 1 | 127 | W |  |
| 1 | 130 | X | Repeats on Model 37. |
| 0 | 131 | Y |  |
| 0 | 132 | Z |  |
| 1 | 133 | [ | Shift K on Model 33 and 35. |
| 0 | 134 | 1 | Shift L on Model 33 and 35. |
| 1 | 135 | ] | Shift M on Model 33 and 35. |
| 1 | 136 | 4 |  |
| 0 | 137 | $\leftarrow$ | Repeats on Model 37. |
| 0 | 140 | , | Accent grave. |
| 1 | 141 | a |  |
| 1 | 142 | b |  |
| 0 | 143 | c |  |
| 1 | 144 | d |  |
| 0 | 145 | e |  |
| 0 | 146 | f |  |
| 1 | 147 | g |  |


| $\begin{aligned} & \text { TELETYP } \\ & \text { CODE } \\ & \text { (Contin } \end{aligned}$ | ued) |  |  |
| :---: | :---: | :---: | :---: |
| Even <br> Parity <br> Bit | 7-Bit Octal Code | Character | Remarks |
| 1 | 150 | h |  |
| 0 | 151 | i |  |
| 0 | 152 | j |  |
| 1 | 153 | k |  |
| 0 | 154 | 1 |  |
| 1 | 155 | m |  |
| 1 | 156 | n |  |
| 0 | 157 | $\bigcirc$ |  |
| 1 | 160 | p |  |
| 0 | 161 | q |  |
| 0 | 162 | $r$ |  |
| 1 | 163 | s |  |
| 0 | 164 | t |  |
| 1 | 165 | u |  |
| 1 | 166 | v |  |
| 0 | 167 | w |  |
| 0 | 170 | x | Repeats on Model 37. |
| 1 | 171 | y |  |
| 1 | 172 | z |  |
| 0 | 173 | \{ |  |
| 1 | 174 | 1 |  |

TELETYPE
CODE
(Continued)

| Even <br> Parity <br> Bit | 7-Bit <br> Octal <br> Code | Char- <br> acter |
| :--- | :--- | :--- |
| 0 175 $\}$ <br> 0 176 $\sim$ <br> 1 177 DEL$\quad$  <br>   |  |  |

REPT

PAPER ADVANCE
LOCAL RETURN
L.OC LF

LOC CR
INTERRUPT, BREAK

PROCEED, BRK RLS
HERE IS

## Remarks

$\left\{\begin{array}{l}\text { On early versions of the Model } 33 \text { and } \\ 35 \text {, either of these codes may be } \\ \text { generated by either the ALT MODE or } \\ \text { ESC key. }\end{array}\right.$

Delete, rub out. Repeats on Model 37.
Keys That Generate No Codes

Model 33 and 35 only: causes any other key that is struck to repeat continuously until REPT is released.

Model 37 local line feed.
Model 37 local carriage return.
Model 33 and 35 local line feed.
Model 33 and 35 local carriage return.
Opens the line (machine sends a continuous string of null characters).

Break release (not applicable).
Transmits predetermined 20-character message.

## CDataGeneral

Data General Corporation, 4400 Computer Drive, Westboro, MA 01580
(617) 366-8911


[^0]:    $783-25=758$

[^1]:    The actual servicing of the device generally consists of a check on the device's status register (if applicable) to determine the reason for the interrupt. If Error is set, the device is telling you, "I was unable to complete what you told me to do." If in processing this interrupt, the interrupting device has not been masked out (MSKO), then the device's Done flag must be cleared prior to enabling the interrupt system.

    After servicing the device, and before restoring all of the information that was saved, the interrupt system should be disabled with an INTDS instruction so that the restoration can take place without possible loss of data. From the time the interrupt system is enabled (INTEN), the CPU guarantees you the execution of one instruction before it will acknowledge another interrupt. This one instruction is generally the JMP that returns you to the previous level of program.

    The following program incorporates the techniques just discussed. It does not, however, carry the program to the individual device service routine level; rather, it shows the possible handling of false interrupts.

[^2]:    *SUPERNOVA and NOVA are registered trademarks of Data General Corporation, Southboro, Massachusetts.

