

NOTICE

DATA GENERAL CORPORATION (DGC) HAS PREPARED THIS DOCUMENT FOR USE BY DGC PERSONNEL AND CUSTOMERS AS A GUIDE TO THE PROPER INSTALLATION, OPERATION, AND MAINTENANCE OF DGC EQUIPMENT AND SOFTWARE. THE DRAWINGS AND SPECIFICATIONS CONTAINED HEREIN ARE THE PROPERTY OF DGC AND SHALL NEITHER BE REPRODUCED IN WHOLE OR IN PART WITHOUT DGC PRIOR WRITTEN APPROV-AL NOR BE IMPLIED TO GRANT ANY LICENSE TO MAKE, USE, OR SELL EQUIPMENT MANUFACTURED IN ACCORDANCE HERE-WITH.

DGC reserves the right to make changes in specifications and other information contained in this document without prior notice, and the reader should in all cases consult DGC to determine whether any such changes have been made.

THE TERMS AND CONDITIONS GOVERNING THE SALE OF DGC HARDWARE PRODUCTS AND THE LICENSING OF DGC SOFT-WARE CONSIST SOLELY OF THOSE SET FORTH IN THE WRITTEN CONTRACTS BETWEEN DGC AND ITS CUSTOMERS. NO REPRE-SENTATION OR OTHER AFFIRMATION OF ACT CONTAINED IN THIS DOCUMENT INCLUDING BUT NOT LIMITED TO STATE-MENTS REGARDING CAPACITY, RESPONSE-TIME PERFOR-MANCE, SUITABILITY FOR USE OR PERFORMANCE OF PRODUCTS DESCRIBED HEREIN SHALL BE DEEMED TO BE A WARRANTY BY DGC FOR ANY PURPOSE, OR GIVE RISE TO ANY LIABILITY OF DGC WHATSOEVER.

IN NO EVENT SHALL DGC BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL OR CONSEQUENTIAL DAMAGES WHATSO-EVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARIS-ING OUT OF OR RELATED TO THIS DOCUMENT OR THE INFOR-MATION CONTAINED IN IT, EVEN IF DGC HAS BEEN ADVISED, KNEW OR SHOULD HAVE KNOWN OF THE POSSIBILITY OF SUCH DAMAGES.

CEO, DASHER, DATAPREP, ECLIPSE, ENTERPRISE, INFOS, MANAP, microNOVA, NOVA, PROXI, SUPERNOVA, ECLIPSE MV/4000, ECLIPSE MV/6000, and ECLIPSE MV/8000 are U.S. registered trademarks of Data General Corporation. AZ-TEXT, DG/L, ECLIPSE MV/10000, GW/4000, GDC/1000 GENAP, PRESENT, REV-UP, SWAT, TRENDVIEW, DEFINE, SLATE, microECLIPSE, BusiPEN, BusiGEN, BusiTEXT, and XODIAC are U.S. trademarks of Data General Corporation.

> Copyright ©Data General Corporation, 1981, 1982, 1983 All Rights Reserved

DataGeneral

Fundamentals of Small Computer Programming




TABLE OF CONTENTS

CHA	PTER	1
-----	------	---

- INTRODUCTION TO MINICOMPUTERS

Machines	1-1
Physical Process Machines	
Intellectual Process Machines	
Computers	
Memory	
Read Only	
Read/Write	
Central Processing Unit	
Input/Output Interface	
Review Quiz	1-11

CHAPTER 2 - BINARY - THE LANGUAGE OF THE COMPUTER

Numbering Systems	2-1
Decimal Numbering System	2-2
Digits	
Overflow and Carry-In	2-3
Digit Position	2-3
Binary Numbering System	2-5
Digits	2-5
Overflow and Carry-In	2-5
Digit Position	2-5
Octal Numbering System	
Digits	2-7
Overflow and Carry-In	2-7
Digit Position	
Converting Numbers Between Bases	2-8
Converting from Decimal to Another	
Base	2-8
Converting from Other Bases to	
Decimal	2-12
Converting Between Octal and Binary	2-16
Arithmetic	2-18
Decimal Addition	2-18
Binary Addition	
Overflow and Carry-In	

CHAPTER 2 - BINARY - THE LANGUAGE OF THE COMPUTER (Continued)

Subtraction	-21
Complementary Arithmetic	
Ten's Complement 2	
Two's Complement 2	
Eight's Complement 2	
Binary Subtraction 2	-27
Octal Subtraction 2	
Signed Number Representation 2	
Sign Bit Definition 2	-29
Range of Signed Numbers 2	
Logical AND 2	- 33
Logical OR 2	
Logical Exclusive OR 2	

CHAPTER 3 - PROGRAMMING FUNDAMENTALS AND BASIC CONCEPTS

Computer Program	3-1
Problem Definition	3-2
Algorithm	3-3
Flowchart	
Basic Concepts	3-14
Tables	
Pointers	3-14
Counters	3-15

CHAPTER 4 - THE INSTRUCTION SET

.

I/O Instructions	4-2
Special Mnemonic Instructions	4-8
Memory Reference Instructions	
Addressing	
LDA	
STA	4-16
ISZ	4-17
DSZ	4-18
JMP	
JSR	4-22
Indirect Addressing	4-26
Auto Indexing	
Arithmetic and Logic Instructions	
Parity and Masking	
· ·	

CHAPTER 5 - I/O DEVICE HANDLING

.

		Program Interrupts Example Power Monitor and Auto-Restart Data Channel	5 - 3 5 - 16
APPENDIX A -	SAMPLE	PROGRAMS	
		GCHAR PCHAR PRINT BNOCT BNDEC	A-3 A-4 A-7
APPENDIX B -	PROGRA	MMING TRICKS	
		Programming Tricks	B - 1
APPENDIX C -	INSTRU	CTION MNEMONICS	
		Numeric Listing Alphabetic Listing	C-1 C-5
APPENDIX D -	IN-OUT	CODES	
		In-Out Devices Teletype Code	

v

CHAPTER 1

INTRODUCTION TO MINICOMPUTERS

1.1 MACHINES	By just about any definition, a computer is a machine. According to Marvin Minsky, professor of electrical engineering at MIT, a machine may be defined as "the realization in material of an abstract concept." ¹ Let's use an every day example. Consider the simple act of cutting grass. A machine called a lawn mower is what takes this abstract concept and makes it very real. So the lawn mower is the realization of the abstract concept of cutting grass.
1.1.1 Physical Process Machines	In its function of cutting grass, the lawn mower is the mechanization of a process. The lawn mower, like most other machines before the advent of the computer, performed physical processes. That is, the machine controlled the transformation and use of energy.
1.1.2 Intellectual Process Machines	 With the advent of the computer came a machine that would perform an intellectual process. That is, the computer controls the transformation and use of information. As an intellectual processor, the computer must do three types of operations in order to work with information. The computer must: 1. Get information from and give information to the environment.
	2. Transform information from one form to another.
	3. Remember information for future recall.

¹ Marvin Minsky, <u>Computation - Finite and Infinite Machines</u>. Prentice - Hall, Englewood Cliffs, NJ, 1967.

1.1.2 Intellectual Process Machines (Continued) Relating these three types of operations to ourselves as information processors, consider the job of getting up in the morning:

- 1. Ears hear an alarm.
- Brain perceives this noise as much louder than other noises; therefore, it must be important.
- 3. Brain checks with memory for a record of such noises.
- 4. Brain gathers all the available memory data about such a noise, and attempts to match a memory pattern to the input noise.
- 5. After the match is found, the brain directs the body to turn off the alarm and get up.

The three types of operations that the computer must do, as an intellectual processor, in order to work with information, can be directly related to the three main sections of the computer:

- Central Processing Unit (CPU) transforms information from one form to another.
- Input/Output (I/O) interacts with the environment; acts as the CPU's sensors.
- 3. Main Memory remembers information for future recall.

Figure 1.1 shows the relationship of these three units to each other.

1.2 Computers




Figure 1.1 System Block Diagram

1-3

.

1.2 COMPUTERS (Continued)	Because the computer has no intelligence of its own, it must be told to perform every task desired of it. It is the Central Processing Unit (CPU) that is the heart of the computer. The CPU is the main director of computer operations in that it deciphers all instructions to the computer in such a manner as to accomplish the desired task.
	If the computer is to solve a problem or perform a function, it must have avail- able to it all the commands and additional information necessary to accomplish the task. This information is retained in the main memory of the computer and is available for access by the CPU.
	Let us examine memory first, so that we might better understand how it does its job of remembering for future recall.
1.2.1 Memory	There are two basic types of main memory: read/write and read only.
1.2.1.1 Read Only	Read only memory (ROM) is analagous to a reference manual. The information it contains is accessible, but for practical purposes, unalterable. Read only memory might be used for storage of frequently used constants and subroutines, or for storing information permanently, where the loss of the information would be catastrophic. Because of the physical nature of a ROM, execution of a program stored in read only memory is usually significantly faster than execution of the same program stored in read/write memory.
1.2.1.2 Read/Write	Read/write memory contains physical elements that are capable of having information read out of them, and of having new information stored into them. In other words, it is possible to read from and write into this type of memory.

.

1.2.1.2 Read/Write (Continued

A common read/write memory element is the magnetic core. It is a donut-shaped piece of ferromagnetic material with a wire running through it. By passing a direct current through the wire, it is possible to magnetize the core.

By reversing the energizing current in the wire, it is possible to change the magnetization of the core. Thus, a core magnetized in one direction has a value of 1, and a core magnetized in the other direction has a value of 0. We are able to read from this memory by detecting the polarity of magnetization, and we are able to write into memory by energizing the wire in the appropriate direction.

A commonly used analogy for understanding read/write memories is that of the pigeonholes in the post office. In the following statements, the underlined terms refer to read/write memories, while information within parenthesis refers to the pigeonhole analogy.

In memory every <u>location</u> (box) has its own unique <u>address</u> (1432 Franklin Park Circle).

What lives at that address (i.e., its <u>contents</u>) is called <u>data</u> (the Joneses).

Many people come to 1432 Franklin Park Circle, and visit with the Joneses (some go away with a picture of the Joneses) but when they go, (the Joneses are still there). So too, you can <u>read</u> from memory without changing its content.

If the stork comes, they may (gain a Jones) or if the preacher comes they may (lose a Jones); with such minor <u>modifications</u> they are (still basically the Joneses).

1.2.1.2	However, if they fail to make their mortgage
Read/Write	payments, the Joneses may not live at
(Continued)	1432 Franklin Park Circle anymore; (the <u>old</u>
	residents may be replaced by new ones).

The content of an address has been referred to as data. <u>Data</u> can be one of three things; it depends upon who is calling:

- a. An <u>instruction</u> (daddy). When the CPU needs to know <u>what to do</u> next, it uses the program counter to call on memory.
- b. An <u>address</u> (husband). When the CPU needs to know <u>where to look</u>, it uses the instruction register or indeed the content of one memory location to call on another. It's sort of like going to your mother's house to find out where you live.
- c. An <u>operand</u> (Tom). When the CPU has decided that it is at the final address, the content is the <u>data to</u> <u>be manipulated</u> in accordance with the instruction.


Daddy, husband, and Tom are all the same person; it depends on who is calling as to how that person will be addressed.

Term	Memory	Pigeonhole	
location	address	1432 Franklin Park Circle	
content	data instruction address operand	The Joneses daddy husband Tom	
read	unaltered	still live there	
modify	plus one, minus one	still basically Joneses.	
write	new replaces old	evicted for nonpayment	

Table 1.A Summary of Pigeonhole Analysis

1.2.3 Central Processing Unit Now let us take a closer look at the CPU so that we might better understand how it does its job. Figure 1.2 might represent a typical CPU. The entries that we see in this block diagram are as follows:

- Program Counter (PC) Holds the address of the <u>next</u> instruction to be executed.
- Instruction Register (IR) Holds a copy of the current instruction for decoding and execution.
- Arithmetic and Logic Unit (ALU) -That's where the number crunching takes place; where all data manipulation takes place.
- 4. Accumulators (AC) An internal, easily-accessible, limited-storage area for the temporary storage and manipulation of operands. This type of storage is often referred to as scratch-pad memory.
- 5. Carry (CRY) An arithmetic extension of the ALU used to indicate overflow; a carry out of the most significant digit.
- Memory Address register* (MA) -Keeps track of the last address that was referenced.
- Memory Buffer register* (MB) Contains the content of the last address that was referenced.
- Console This term should not be confused with the Teletype^{®**} keyboard.
- * Each memory also contains its own MA and MB registers.
 ** Teletype is a registered trademark of Teletype Corporation, Skokie, Illinois.



 $\ensuremath{^{\ast}}$ Each memory also contains its own MA and MB registers.

Figure 1.2 Typical CPU

1.2.3 Central Processing Unit (Continued) The console contains the switches for controlling the operation of the computer. There are switches for starting, stopping, resetting, and examining the various components of the system. In addition, a number of indicator lights are provided on the console to allow the computer operator to determine visually the status of the computer at any time. As well as being the manual control panel for the computer, the console enables the programmer to follow the execution of his program to detect any flaws, or bugs, in the program. The console is actually a manual control panel connected to the input/output facilities, supplying information to the CPU, and displaying information from the CPU.

1.2.4 Input/Output Interface The third section of the computer is the input/output interface. This is the section that connects the CPU with its environment to provide the channel for the flow of information from the outside world into the computer, and vice versa. This section connects to, and controls, such devices as keyboards, printers, paper tape punches, paper tape readers, magnetic tape recorders, magnetic discs, magnetic drums, CRT displays, analog to digital converters, digital to analog converters, card readers, card punches, etc.

Through the I/O section, the CPU can obtain and retain data and/or additional instructions from the outside world. This is known as the interactive portion of the computer.

1.3 REVIEW QUIZ		The computer controls the transformation and use of
	2.	The three main sections of a computer are: a b c
	3.	The pigeonhole analogy is used to illustrate that R/W memory was designed by the post office. True or False. (Circle one.)
		The content of a memory location can be one of three things: a b c
		"Scratchpad memory" is used to handle the overflow from main memory. True or False. (Circle one.)
	6.	The indicator for arithmetic overflow is called
		The purpose of the console is twofold: a. manual control b
	8.	The term that applies collectively to all I/O devices is:

.

Check your answers on the next page.

Chapter 1 Review Quiz Answers

- 1. Information
- 2. a. Input/output b. CPU c. Memory
- 3. False
- 4. a. Instructionb. Addressc. Operand
- 5. False
- 6. Carry or CRY
- 7. Display
- 8. Peripherals

.

.

CHAPTER 2

BINARY - THE LANGUAGE OF THE COMPUTER

Since all of the information that passes through a computer is in the form of numbers, and since all of the instructions that the computer executes are also in the form of numbers, it is helpful to have a basic understanding of the number systems that a computer uses.

2.1 NUMBERING SYSTEMS

A number system is just one type of information system. Information systems in general are simply abstract concepts represented by symbols and interpreted according to a set of rules. Table 2.A below lists various systems of symbols and their associated rules for interpretation.

Table	2.A	Symbols	and	Rules
-------	-----	---------	-----	-------

Symbols	Rules		
A-Z et.al.	Grammar		
	Morse Code		
0-9 et.al.	Mathematics		
• B Q	Music		

To understand the symbols, you've got to learn and adhere to the rules.

The number system that the computer uses, called the binary numbering system, follows the same set of rules as the number system with which we are most familiar: the decimal numbering system. The primary difference is in the number of distinct marks or digits that exist within each system. As their names imply, the DECimal system has ten distinct marks and the BInary system has two distinct marks.

2.1 NUMBERING SYSTEMS (Continued)

Before we look at the rules for interpreting these numbering systems, why do you suppose binary, a system with only two digits, became the language of the computer? Actually, early analog computers attempted to use the decimal numbering system.

As you look around you'll notice that many physical devices have two states:

- The light bulb is on or off.
- The door is open or closed.
- A memory core is magnetized in one direction or the other.
 A switching circuit is either
- A switching circuit is eithe saturated or cutoff.
- The answer to number five is true or false.
- This is getting ridiculous, yes or no.

The purpose of the last two entries is to show that the two-state world is not restricted to physical devices. Indeed, some of the most complex problem-solving can be broken down into a series of yes-no questions.

Now down to the business at hand. To more easily understand the binary numbering ING system, let's start by reviewing the one with which we are most familiar.

> The decimal numbering system contains ten distinct marks, called digits:

> > 0, 1, 2, 3, 4, 5, 6, 7, 8, 9

2.2 DECIMAL NUMBERING SYSTEM

2.2.1 Digits

Digits (Continued)	result of increasing the value of the previous digit by "1;" e.g.,				
	3 +1	5 +1	7 +1	9 +1	
	4	6	8	?	
2.2.2 Overflow and Carry-In	What happens w is increased b basic concept learning by ro ten; when one digit, it resu That is, a zer position and a next highest d one becomes a the new positi	y one? that m te. N is add lts in o is r one i igit p carry-	This i ost of u ine plus ed to th an over ecorded s carrie osition.	s the very s missed in one is <u>not</u> e largest flow condition in this digit d over to the There the	on. t
	carry				

10


Each digit from left to right is the

2.2.3 Digit Position

2.2.1

The concepts of overflow and carry-in have introduced a new concept: positional value. The value of a digit depends upon the digit's position within the number. In the number 1234, the digit 2, although a lesser digit than 4, has a greater value because of its position within the number.

The value of a position, called its weight, indicates a power of the base* or, how many times the base* has been multiplied by itself.



* Base refers to the number of distinct digits; in decimal, it's ten.

2.2.3 Digit Position (Continued)	Let's take the analysis of digit versus position one step further. In the previous example, the digit 1 was raised to the third base three times as follow:
	1 X 10 X 10 X 10, to this quantity was added
	+ 2 X 10 X 10, to this quantity was added
	+ 3 X 10, to this quantity was added
	+ 4.
	Another way of writing the same procedure is:
	Notice that by the time the total X 10 has been reached, the original 1 gets multiplied by the base three- 10 times (which corresponds to its + 2 power of the base in the final number: 1X10 ³), the original 2 gets 12 multiplied by the base twice (its X 10 power of the base: 2X10 ²), the original 3 once (3X10 ¹) and the 120 original 4 never gets multiplied + 3 by the base, just added in to the total (corresponding to 4X10 ⁰) 123 X 10 1230 + 4 1234
	This procedure has hidden in it another basic concept that will be used shortly to convert numbers between different bases.
	Before we introduce new bases, let's highlight the concepts we've discussed about decimal.
• ·	 Ten distinct marks. Largest digit plus one results in zero and a one carry to the next digit position. The value of a position indicates its power of the base. A digit's value depends upon its position within the number.

2.3 BINARY NUMBERING SYSTEM	Now let's apply the concepts to the Binary numbering system.
2.3.1 Digits	The distinct marks, called digits, are:
220200	0,1
	Each digit is the result of increasing the previous digit by "1;" e.g.,
	0 1 +1 +1
	1 ?
2.3.2 Overflow and Carry-In	The largest digit plus one results in a zero and a one carry to the next digit position:
	1 +1
	10
2.3.3 Digit Position	The value of a position indicates its power of the base.
	$\begin{array}{c} 4 & 3 & 2 & 1 & 0 \\ 2 & 2 & 2 & 2 & 2 \\ 10101 & & & & \\ \end{array}$
	A digit's value depends upon its position within the number.
	10000 = 1 X 10000 = 1 X 2 $0 = 0 X 1000 = 0 X 2 $ $100 = 1 X 100 = 1 X 2 $ $0 = 0 X 10 = 1 X 2 $ $1 = 1 X 1 = 1 X 2$

10101

.

As in the decimal numbering system, the power of the base can be thought of as the number of zeroes to the right of the digit 1.

2-5

.

2.3.3 Digit Position	For example:				
Digit Position (Continued)	decimal	binary			
	$10^2 = 100$	$2^{2} = 100$			
	$10^3 = 1000$	$2^{3} = 1000$			
	4 = 10000	4 2 = 10000			

The type of thinking applied in the previous statement helps us over the hump of saying $2^2 = 4$ or $2^3 = 8$. That type of thinking was fine in decimal but becomes a stumbling block when we go to other bases.

2.4 OCTAL NUMBERING SYSTEM

While the computer uses binary because of its simplicity, we as humans can't handle all that simplicity all at once. In other words, it becomes very cumbersome when you have to represent even relatively small quantities with binary numbers. For instance, if you give me 11010_2 cents for a 39_{10} cent item, one of us is getting a deal. What we need is a system that will reduce all those 1s and 0s into something more manageable. There are actually two equally suitable alternatives, a base sixteen numbering system and a base eight numbering system. This book is only going to deal with the base eight numbering system, otherwise known as octal. At this time we will introduce octal using the same concepts that were established for decimal and then used to introduce binary. In the next section where we convert numbers from one base into other bases, we will see why octal is referred to as binary shorthand.

Now let's apply the concepts established for decimal to the octal numbering system.

2.4.1 Disits	The distinct marks, called digits, are:
Digits	0, 1, 2, 3, 4, 5, 6, 7
	Each digit is the result of increasing the previous digit by "1;" e.g.,
	3 5 7 +1 +1 +1
	4 6 ?
2.4.2 Overflow and Carry-In	The largest digit plus one results in a zero and a one carry to the next digit position:
	7 +1
	10
2.4.3 Digit Position	The value of a position indicates its power of the base.
	³ ² ¹ ⁰ ¹ ¹ ² ³ ⁴ ⁸
	A digit's value depends upon its position within the number
	1234
	1000 = 1 X 1000 = 1 X 8
	Doesn't it look amazingly like decimal! Why shouldn't it? The digits are the same (as far as they go; there is no 8 or 9 in octal), and the rules are the same. If you have trouble accepting this, I think what is probably blowing your mind is the fact that:
	$8^2 = 100 \text{ not } 64,$ $8^1 = 10 \text{ not } 8,$

 $8'_{3} = 10 \text{ not } 8,$ $8'_{3} = 1000 \text{ not } 512.$

.

2.4.3 Digit Position (Continued)

2.5 CONVERTING NUMBERS BETWEEN BASES

2.5.1 Converting from Decimal to Another Base Just as a point in passing for those who have never seen it before, the distinct marks of the hexadecimal numbering system are:

0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B C, D, E, F.

Since most of us are used to working in decimal, yet the computer "speaks" binary, and octal is most often used as a compromise, we are going to have to know how to convert numbers of one base into other bases. So, let's establish the rules.

The procedure for converting a <u>decimal</u> number to some other <u>base B</u> is:


- 1. Divide the decimal number by B, and separate the answer into a quotient and a remainder.
- 2. Record the remainder.
- 3. Divide the quotient by B, and separate the answer into another quotient and a remainder.
- 4. Repeat Steps 2 and 3 until a quotient of 0 is obtained.
- 5. Record the remainders in the reverse order of their occurrence. The result is the converted number.

Examples: Convert to base 2.

21 = 10101 10 2

2 21 2 10 2 5 2 2 2 1 1 0 1 0 0 1

reverse order of occurrence



2.5.1 Converting from Decimal to Another Base (Continued)

.

2.5.1 Converting from Decimal to Another Base (Continued) Now let's take the same decimal numbers, and the same rules and convert to base 8.

$$21 = 25$$


$$10 = 8$$


$$8 \boxed{21}$$

$$8 \boxed{2} = 5$$

$$0 = 2$$
reverse order of occurrence

Proof:






8 259

reverse order of occurrence






2.5.1 Converting from Decimal to Another Base (Continued)

.

17 = 21 10 8

8 17 8 2 1 0 2 reverse order of occurrence

Proof:



Try it yourself.





Try another one.



2.5.2 Converting from Other Bases to Decimal

Being able to convert decimal numbers into other bases may prove helpful if you have to enter information through the console data switches. By the same token, if you have to interpret the console data display, it may prove helpful to convert numbers from other bases B into their decimal equivalent.


The procedure for converting a base B number to decimal is:

1. Start with the most significant digit.


2. Multiply by B.


- To the result, add the next least significant digit.
- 4. Repeat Steps 2 and 3 until the B digit gets added by Step 3. The last step in the sequence is always an addition.


If the procedure works, the least it ought to do is convert base 10 numbers to decimal. Let's give it a try:



2.5.2 Converting from Other Bases to Decimal (Continued) How about that, sports fans! If the sequence doesn't look familiar, look back on page 2-4. Now let's try it for binary and octal.








2.5.2 Converting from Other Bases to Decimal (Continued) Now it's your turn. Use the numbers that you got as answers to the problems on page 2-11.


$$39_{10} = ____8$$
 and $123_{10} = ____8$

Convert the missing octal numbers back to decimal using the method shown above.

Given enough room, it works for binary also.



2.5.2 Converting from Other Bases to Decimal (Continued)



by using the method shown above.

2.5.3 Converting Between Octal and Binary Of the various conversions between bases, the one we use most often hasn't been discussed, yet it is the easiest conversion to do. The conversion of octal numbers to binary and vice versa is based on one simple fact: $2^3 = 8$. Let's examine the binary counting sequence alongside the octal counting sequence

Binary		Octal
0 + 1	=	0
1 + 1	=	1
10 + 1	=	2
11 + 1	=	3
100 + 1	=	4
101 + 1	=	5
110 + 1	=	6
111 + 1	Ξ	7
1000	=	10

If we take the binary numbers that have been equated to octal numbers and append leading zeroes to make all binary numbers three-digit numbers, we observe the following:


	Bina	ary					Octal
	000						0
	001 010						1
	011						2 3
	100						4
	101						5 6
	110						
	111	2					7
1	000	3 =2	=	8	=	1	0

2.5.3 Converting Between Octal and Binary (Continued) Even more interesting, at the same time that the binary numbering system runs out of numbers that it can record using three digits, so the octal numbering system runs out of numbers that it can record with one digit. This three-to-one relationship is the whole key to binary to octal conversion. The only thing you have to "memorize" is the binary equivalent for $0 - 7_8$ shown above. Most people would tell you, "It's as simple as one, two, three." But in this case, it's as simple as three-to-one.

Examples:

100	011	010	001
100 4	011 3	010	$\frac{2}{001}$
			8

On the previous pages you converted the same decimal numbers into both binary and octal. Now, by the method shown above, see if your binary and octal answers agree with each other. Don't be afraid to add leading zeroes if necessary to maintain the three-to-one relationship.



Converting Between Octal and Binary (Continued)

5.

2.6 ARITHMETIC

2.5.3

2.6.1 Decimal Addition 123₁₀ = _____2 = _____8

Now that we have become so adept at manipulating numbers from one base to another, let's try performing arithmetic operations on numbers of the same base.

The addition of binary numbers follows the same procedure as the more familiar addition of decimal numbers.

To add two decimal numbers, proceed as follows:

- 1. Add the right-most digit of each number to obtain a sum digit and a carry digit.
- 2. Record the sum digit.
- 3. Add the next right-most digit of each number, plus the carry digit left from the previous addition, and obtain another sum digit and carry digit.
- 4. Repeat Steps 2 and 3, proceeding from right to left, until all the digits have been added.
- 5. The number constructed from the individual sum digits is the final sum.


Add	the	two	decima	l numb	ers 5	66 + 63	24.		
6 +	4 =	10	56 62	4	where	Carry	= 1	Sum	= 0
1 +	6 +	2 =		6 4	where	Carry	= 0	Sum	= 9
			01 56 62	6					
0 +	5+	6 =	11 9	0	where	Carry	= 1	Sum	= 1
			10 05 06	66					
1 +	0+	0 =	1 1	90	where	Carry	= 0	Sum	= 1
			10 05 06						Ţ
			11	90					
Thus	3 566	5+6	24 = 1	190					

2.6.1 Decimal Addition (Continued)

2.6.2 Binary addition follows exactly the same five Binary steps used in decimal addition. But remember, Addition the binary numbering system has only two digits (0 and 1). The following example examines the addition of all possible operands resulting from the addition of two binary numbers:


Carry	0	0	0	0	1	1	1	1
Bit Å	+0	+0	+1	+1	+0	+0	+1	+1
Bit B	+0	+1	+0	+1	+0	+1	+0	+1
Carry Sum	00	01	01	10	01	10	10	11

The next example shows the normal method of keeping track of the sum and carry digits



Thus 10111 + 10101 = 101100.

Add the two binary numbers 1101 + 10.



Thus 1101 + 10 = 1111.

2.6.3 Overflow and Carry-In

If the number of digits in the answer exceeds the <u>maximum allowable number of digits</u>, the answer is said to <u>overflow</u>, and the left-most digit of the answer is called the <u>overflow digit</u>.


If, in the second example above, the maximum allowable number of digits is five, then there is an overflow, and the overflow digit is 1. In the third example above, if the maximum allowable number of digits is four, then there is no overflow, so the overflow digit is 0.

2.6.3 Overflow and Carry-In (Continued)

The procedure for performing octal addition is similar to that used for decimal and binary addition. Keep in mind that the octal numbering system has eight digits (0 through 7), and a carry occurs when the sum exceeds 7.

In the following examples, assume the maximum allowable number of digits is five.

Add the two octal numbers 23174 + 60165.



1 0 3 3 6 1

Thus 23174 + 60165 = 103361.

NOTE: In this example, an overflow occurred.

Add the two octal numbers 7106 + 707.

1.		0 1 7		_6 7	
1	0	0	1	5	

0 0 1 5

Thus 7106 + 707 = 10015.

NOTE: In this example, no overflow occurred since the sum did not exceed the maximum allowable five digits.

2.6.4 SUBTRACTION

2.6.4.1 Complementary Arithmetic

In the previous section, the concept of "maximum allowable number of digits" was introduced. This concept is of great importance in the understanding of complementary arithmetic.

If the maximum allowable number of digits is six, for example, then the decimal numbers 2 0 9 8 6 1 9 8 6 3 and represent the same magnitude since the left-most digit is an indication of overflow, and adds nothing to the value of the right-most, maximum six digits. The normal counting sequence from zero is as follows: 8 ģ 0 Ò Ō Ō Ò Ò Notice that if 1 is added to the largest number, 999999, zero is obtained and the normal counting sequence is recycled. What happens if the counting sequence is reversed? 2 Õ 9 9 9 Here, notice that when 1 is subtracted from zero, the number simply cycles back to 999999. To our way of thinking, 1 subtracted from zero is a minus 1, or a negative one. Regardless of what you call it, in a cyclic system of

2.6.4.1 Complementary Arithmetic

2.6.4.1 Complementary Arithmetic (Continued)

counting, numbers equidistant from either side of zero are referred to as complementary numbers. Therefore, in the six digit system shown here, 1 and 9999999 (-1) are complementary numbers, 2 and 9999988 (or -2) are complementary numbers. As a matter of fact, any pair of numbers which added together total zero (in a cyclic system) are complementary numbers.

To obtain the complement of a number, it is not necessary to count forwards and backwards from 000000. Simply subtract the number from the largest possible number +1.

For the six-digit maximum numbers used here, the largest possible number is 999999, and the largest possible number +1 is 1000000.

Find the complement of 000004.

1	0	0	0	0	0	0	(largest possible number +1)
-	0	0	0	0	0	4	(minus the number)
	9	9	9	9	9	6	(complement of the number)

Find the complement of 923156.

1	0	0	0	0	0	0	
-	9	2	3	1	5	6	(number)

0 7 6 8 4 4 (complement)

Find the complement of 000000.

1	0	0	0	0	0	0
-	0	0	0	0	0	0

1 0 0 0 0 0 0

2.6.4.2 Ten's Complement The complementary numbers obtained in the preceeding examples are more correctly referred to as the 10's (ten's) complement of the number (999996 is the 10's complement of 000004, etc.). This further description of the complement is used to indicate the value from which the number was subtracted to obtain the complement. The complement of a six-digit number is obtained by subtracting that number from 10^6 . This value is the next power of the base (in this case, base 10).

It is interesting to note that the original number was subtracted from the largest possible number +1 in order to obtain the 10's complement. The same result could be obtained if the number is subtracted from the <u>largest possible number</u>, and 1 added to the answer.

Find the 10's complement of 923156.

9 - 9	9 2	9 3	9 1	9 5	9 (largest possible number) 6 (number)
0	7	6	8	4 +	3 1 (plus 1)
0	7	6	8	4	4 (10's complement)
NOTE	:	076 of	843 923	is 156	known as the <u>9's complement</u> •
					sier method of finding the of a number is as follows:
1015		mnl		nt	of X - Qis complement of

10's complement of X = 9's complement of X plus 1

Find the 10's complement of 000000.

2.6.4.2 Ten's	99 -00	9 9 9 9 0 0 0 0	(largest possible number) (X)
Complement (Continued)	99	9 9 9 9 + 1	(9's complement of X) (plus 1)
	1 0 0	0 0 0 0	(10's complement of X)
2.6.4.3 Two's Complement	compleme In the b	inary number sys	eral rules of Dinary number system. Ditem, the complement <u>ement</u> of the number.
		allowable number	s, assume that the of BITs (BInary
	Find the	e 2's complement	of 0000011.
		0 0 0 1 1	(largest possible number* +1) (2's complement
	1 1	1 1 1 0 1	or X**)
	** Direc same rul	t binary subtrac es as direct dec 1-0 = 1; 1-1 =	number is 1111111. ttion follows the imal subtraction: 0; 0-1 = 1
	subtract	vas shown before, the number from and add 1 to the	it is possible to the largest possible result.
	Find the	e 2's complement	of 0000011.
	1 1	1 1 1 1 1	(largest possible number)
	- 0 0	0 0 0 0 1	(X)
	1 1	1 1 1 1 0 + 1	(plus 1)
	1 1	1 1 1 1 1	(2's complement)
		11110 is known a f 0000011.	s the 1's complement

There numbe	efon er n	re, may	tł be	ne 2 e ob	's tai	comp ned	lement of a binary as follows:
2's o plus		ple	mer	nt c	of X	: = 1	's complement of X,
Find	the	e 2	's	con	ple	ment	of 1011101.
1	1	1	1	1	1	1	(largest possible number)
- 1	0	1	1	1	0	1	(X)
0	1	0	0	0	1 +	0 1	(1's complement of X) (plus 1)
0	1	0	0	0	1	1	(2's complement of X)
Find	the	e 2	's	com	ple	ment	of 0000000
1	1	1	1	1	1	1	(largest possible number)
- 0	0	0	0	0	0	0	(X)
1	1	1	1	1	1 +	1 1	(1's complement of X) (plus 1)
1	0	0	0	0	0	0	(2's complement of X)
numbe the	ers 1's al:	in con l ti	tł mp] he	ne l leme Os	ast nt	thr of t	l's complements of the se examples, we see th ne number is the numbe to 1s and the 1s
Find	the	e 2	's	com	ple	ment	of 1110110.
1 0	1 0	1 0	0 1	1 0	1 0 +	0 1 1	<pre>(X) (1's complement of X) (plus 1)</pre>
0	0	0	1	0	1	0	(2's complement of X)
Find	the	e 2	's	com	ple	ment	of 0000000.
0 1	0 1	0 1	0 1	0 1	0 1 +	0 1 1	(X) (1's complement of X) (plus 1)

2.6.4.3 Two's Complement (Continued)

2.6.4.4 Eight's Complement	Applying the rules of c numbers, we see that th number is the 7's compl plus 1.	e <u>8's complement of a</u>
	Find the 8's complement	of 77341.
	7 7 7 7 7 - 7 7 3 4 1	(largest possible number) (X)
	0 0 4 3 6 + 1	(7's complement of X) (plus 1)
	0 0 4 3 7	(8's complement of X)
	Find the 8's complement	of 00000.
	7 7 7 7 7 - 0 0 0 0 0	
	77777 + 1	(7's complement)
	1 0 0 0 0	(8's complement)
2.6.5 Binary Subtraction	By employing the technic arithmetic, it is possi subtraction using the a	ble to effect a
	To perform A - B, eithe may be used:	r of two methods
	1. Direct subtraction	of B from A; or
	2. The addition of A to	o the complement of B.
	When using method 2, bo the same number of digi where necessary) and th in the same number of d overflow digit if it oc	ts (use leading zeroes he answer is contained igits (ignore the

Perform 783 - 25 10 10

Method 1: 783 -25

758

783-25 = 758

2.6.5 Binary Subtraction (Continued)

Method 2: 999 - 25 = 974 (9's complement of 25) 974+1 = 975 (10's complement of 25) 783 +975 (A) (10's complement of B) 1758 783-25=758 Perform 1101101 - 1011 2 2 NOTE: First add leading Os to make numbers the same length. Thus we are to perform 1101101 - 00010112 1 1 0 1 1 0 1 (A) + 1 1 1 0 1 0 1 (2's complement of B) 1 1 1 0 0 0 1 0 1101101 - 1011 = 1100010 Perform 101011 - 101011 (A-A) 1 0 1 0 1 1 + 0 1 0 1 0 1 (A) (2's complement of A) 1 0 0 0 0 0 0

Thus, a number plus its complement always equals zero. This is an easy way to confirm that you have the correct complement of a number. 2.6.6 Octal subtraction (A - B) may be performed Octal by adding A to the 8's complement of B. Subtraction Perform 6275 - 31Add leading 0's 6275 - 0031 8 8 6275 (A) +7747 (8's complement of B) 16244 6275 - 31 = 6244Perform 7000 - 76 $_8$ - 76 $_8$ (A) (8's complement of B) 7000 + 7 7 0 2 16702 7000 - 76 = 6702

2.7 SIGNED NUMBER REPRESENTATION

2.7.1 Sign Bit Definition In many applications where the use of both positive and negative numbers is required, some method to indicate the sign of the number must be employed. In written text, this is done with the + and - signs. The computer, however, works with binary numbers and would not easily recognize a + or - sign. Another method must be used to indicate the sign of the number. One possibility is to define the left-most bit of the binary number as the sign indicator or sign bit. A one (1) in this position indicates that the number represented by the bits to the right is negative; a zero (0) indicates that the number is positive. Using this technique of signed number representation, the sign bit is followed by the <u>absolute value</u> of the number. Another method of representing signed numbers employes the concept of

2.7.1 Sign Bit Definition (Continued)	complementary numbers, as described in the previous section. It is this last method that will be pursued further here. If the maximum allowable number of bits is 4, then the following numbers are possible:
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
	This set of 16 numbers is cyclic because addin

or

This set of 16 numbers is cyclic because adding 1 to 1111 brings us back to 0000.

Also, subtracting 1 from 0000, gives us 1111. If this set of numbers is said to contain only positive values, then the range of values is:

> 0 0 0 0 through 1 1 1 1 0 through 15 10 10

Suppose we divide this set in half, and define one half as representing positive values, and the other half negative values (column A). Also, let's restack the set so that 0000 is at the center (column B). Column C represents the decimal equivalent of column B.

2.7.1 Signed Bit Definition (Continued)

A		В	С
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Positive Numbers	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	7 6 5 4 3 2 1 0
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Negative Numbers	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	-1 -2 -3 -4 -5 -6 -7 -8

Notice that all the negative numbers have a 1 in the left-most bit position and all the positive numbers have a 0 in the left-most bit position. Thus, if 0000 is defined as a positive number, there is the same quantity of positive and negative values.

NOTE: If the programmer is using the left-most bit for sign definition, care should be taken not to overflow the range of values.

Perform 5 + (-4)

+(-4)	+	0101 1100 0001
Perform 6 +	(-6)
6 + (-6)	+	0110 1010
0	1	0000
Perform 7 +	2	
+ ⁷ ²	+	0111 0010
9	0	1001

2.7.1 Signed Bit Definition (Continued)	Note that in this example the desired result was not obtained because the range has been exceeded. 1001 represents -7, not +9.
2.7.2 Range of Signed Numbers	In the 4-bit number set of the previous section, the range of unsigned numbers is as follows:

	0000	through	1111
or	0	through	15
	10		10
or	0	through	17
	8	0	8

If a number set contains 16-bit numbers, the ranges are as follows:

UNSIGNED

or 0 through 65,535 10 10 or 0 through 177777 8 8

SIGNED

or -32,768 through +32,767 10 or -100000 through +077777 8

2.7.2 Range of Signed Numbers	If a number set ranges are as f		8-bit numbers,
(Continued)		UNSIGNED	
	0000000	through	11111111
		or	
	0 10	through	255 10
		or	
	0 8	through	377 8
		SIGNED	
	1000000	through	01111111
		or	
	-128 10	through	+127 10
		or	
	-200 8	through	+177 8
2.8 Logical and	In the binary n		

operations exist over and above addition, subtraction, multiplication, and division. These additional operations are known as logical or Boolean operations.

One such logical operation is the AND function.

Consider the drawbridge in the following figure:

_____/ B ____/

The bridge consists of two spans that can be opened: A and B. Obviously, the path across this bridge is continuous only if both A and B are closed.

the


2.8 LOGICAL AND (Continued)	SPAN A	SPAN B	BRIDGE	
	OPEN OPEN CLOSED CLOSED	OPEN CLOSED OPEN CLOSED	OPEN OPEN OPEN CLOSED	
	If the two stat the binary valu this can be rew	es of each span es OPEN = 0 and ritten.	are assigned CLOSED = 1,	
	A	В	A AND B A B A B	
	0 0 1 1	0 1 D 1	0 0 0 1	
	Two binary numbers can be ANDed by simply ANDing respective bits from each number.			
	Perform	* 10111011 ^ 000	011011	
	1 0 1 1 1 0 1 1 0 0 0 1 1 0 1 1	(A) (B)		
	0 0 0 1 1 0 1 1	(A.B))	
	NOTE: Both corresponding bits in A and B must be 1 for the resulting bit A . B to be a 1.			
2.9 Consider two d LOGICAL OR as shown below		awbridges spanni	ing a river	
	<u></u>		7	

*^ = logical AND symbol.

A noth from one	aide of the mine	an to the
other exists if	side of the rive A OR B or both i	s closed.
SPAN A	SPAN B	PATH
OPEN OPEN CLOSED CLOSED	OPEN CLOSED OPEN CLOSED	OPEN CLOSED CLOSED CLOSED
If we assign bin of each drawbrid as follows:	ary values to th ge, this can be	e states rewritten
A	B	A OR B A + B A V B
0 0 1 1	0 1 0 1	0 1 1 1
of the correspon	the OR operation ding bits in A o t (A + B) is a 1	r B is a 1,
	rs can be ORed b bits from each	
Perform 1011101	1 V*	00011011
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	(A) (B)	
10111011	4 17	01000100
Perform 1011101		01000100
-	nt to A V 1's co	mplement of A.
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	(A) (1's com	plement of A)
1 1 1 1 1 1 1 1	(A + 1's of A)	complement
* V = logical in	clusive OR symbo	1.

2.9 LOGICAL OR (Continued)

The logical OR function described in the previous section is more precisely known as the logical <u>inclusive OR</u> function. LOGICAL EXCLUSIVE OR The exclusive OR function can be defined as follows: The resulting bit of A + B is a 1 if bit A does not equal bit B. 0011 Bit A Bit B 0 1 0 1 $\overline{A + B} \quad \overline{0} \quad \overline{1} \quad \overline{1} \quad \overline{0}$ Perform 10111011 (+)* 00011011 1 0 1 1 1 0 1 1 (A) 0 0 0 1 1 0 1 1 (B) 1010000 (A+B)



* (+) = logical exclusive OR symbol.

2.10

CHAPTER 3

PROGRAMMING FUNDAMENTALS AND BASIC CONCEPTS

Now that we know what a computer is, and the most elementary steps of talking to the computer, it's time to start building on this until we can get the computer to do what we want it to do.

3.1 COMPUTER PROGRAM The job that we want the computer to do is called the computer program. The procedure for writing computer programs can be broken down into five parts:

- 1. Problem definition.
- 2. Formulation of an <u>algorithm</u> for solving the problem.
- 3. Structuring of a detailed <u>flowchart</u> solution to the problem.
- 4. Translation of the detailed solution into a computer programming language.
- 5. <u>Testing and debugging</u> the computer program.

The assemblage of information from these five steps constitutes the documentation of the program. From this documentation the definition of problem could become a program abstract, an entry in a library for use by others attempting to accomplish the same task.

The algorithm and flowchart are of particular use to you when you write the program. They help to ensure that all phases of the problem are covered by instructions. The algorithm and flowchart are also of particular interest to you or the maintenance programmer who - six months from now - has to remember or figure out what a particular block of instructions might be doing, as a "bug" has been discovered in the program and a fix must be effected.

Now let's look at each of the five steps in more detail.

The definition of the problem should not be bypassed as a trivial step. In many instances, avoiding this preliminary step results in wasted time and effort on future steps. The purpose of the program must be known before proceeding.

The definition should be explicit and complete; state how many, or what to do if some phase cannot be completed, or, as encountered, does not conform.

Consider the following problem definitions in terms of the criteria just described.

- 1. Paint a room.
- 2. Sort 25 numbers.
- 3. Change a tire.
- 4. Convert binary numbers into hexadecimal equivalents.

Obviously, these statements do not qualify as definitions of problems to be solved. But, let's take one of the statements and further define it until it does qualify as the definition of a problem.

Changing a tire.

The tire is mounted on a car. The car is in your garage. There is a working bumper jack available and a spare tire in good shape - full of air. Remove the tire that is mounted on the car and replace it with the available spare.

3.1.1 Problem Definition

2.1.1	T	
3.1.1 Problem Definition (Continued)	Try another one.	
	Sort 25 numbers.	
	Given a table of known size containing random positive entries, sort the entries into ascending order. First, keep a copy of the original table; then perform the Sort on the original table.	
	Of the two problem definitions given above, the first one is beyond the scope of this book in terms of Steps 4 and 5 of writing computer programs. However, the second one (Sort 25 numbers.) could be carried through Step 4 (translation into programming language) and would still be within the scope of this book.	
3.1.2 Algorithm	The algorithm is a step-by-step sequence to the solution of a problem. It should account for every possible condition, including any foreseeable what-ifs.	
	One thing you should bear in mind: there is seldom, if ever, just one solution to a problem. If the same problem were given to fifteen programmers, there would likely be fifteen algorithms to the solution of that problem. So what follows is just one programmer's solution to the problem. It may not be the best solution, but its purpose here is just to show you examples of algorithms.	
	Changing a Tire	
	 Get the spare tire from the spare tire mount. 	
	2. Get the bumper jack and assemble it at the corner of the car closest to the tire to be changed.	
	3. Secure the car, so that the car may	

3. Secure the car, so that the car may be jacked up without danger of rolling. 3.1.2 Algorithm (Continued)

- 4. Remove the wheel cover and check the ends of the lugs for a stamping of L or R, indicating a left- or righthand thread.
- 5. Jack the car up enough so that the pressure is off the lug nuts but the tire is still on the ground.
- Loosen the lug nuts (left-hand thread loosens clockwise, right-hand thread counter-clockwise) about 1/4 to 1/2 turn each.
- 7. Now jack the car up until the tire clears the ground.
- 8. Remove the lug nuts the rest of the way.
- 9. Remove the tire.
- 10. Place the spare tire on over the lugs.
- 11. Replace the lug nuts snugly, tightening them in a 1-3-2-4 pattern for four lugs, or a 1-3-5-2-4 pattern for five lugs. Do not tighten excessively at this time, since the force required might cause the car to slip off the jack.
- 12. Lower the car until the tire has good traction on the ground, but is not bearing the total weight that it will receive.
- 13. Now finish tightening the lug nuts in the pattern established in Step 11.
- 14. Lower the car the rest of the way and remove the bumper jack.
- 15. Replace the wheel cover.
- 16. Return the bumper jack from whence it came.

3.1.2 Algorithm (Continued)

Sort

- 1. Set up pointers and counters.
- 2. Transfer entry from Table 1 to Table 2.
- Repeat Step 2 until Table 2 looks like Table 1.
- 4. Get first two entries from Table 1.
- 5. Put the smaller of the two entries into the first position of Table 1.
- 6. If the last entry has not been tested and positioned, get the next entry.
- 7. Test each entry against the larger of the two values from the previous test.
- 8. Put the smaller of the two entries into the next sequential position of Table 1.
- When the largest value is in the last position, reduce the size of Table 1 by one and go to Step 4.
- When the reduction of Step 9 indicates that Table 1 is only one entry, you are done.

The flowchart differs from the algorithm in that the flowchart goes deeper into exactly how the problem is going to be solved. While the algorithm is general enough to apply to anybody's computer, the flowchart shows evidence of one computer's instruction set.

3.1.3 Flowchart 3.1.3 Flowchart (Continued)


Flowcharting is a language of symbols with English and mathematical statements within joined lines. Flowcharting may be broken down into two categories: system flowcharting and program flowcharting.

System flowcharting consists of peripheral devices represented by symbols with interconnections to show the relationship of the device to the overall program. The system flowchart is helpful to you and the maintenance programmer because it presents a big-picture overview of what the program is going to do. It also serves as a reminder to you of which devices the program uses to communicate.

Some of the symbols used in system flowcharting are shown below.




These symbols may be combined to show, for instance, a payroll program.




For the payroll program, the program itself "lives" on the disc, the employee's old records are on the magnetic tape, and the weekly time sheets are converted into punched cards and fed into the program. The program then prints the employee's check, updates his year-to-date information on the magnetic tape, and keeps a copy of this run of the program on the disc.

Program flowcharting consists of brief statements and questions within different shaped boxes to graphically illustrate the logical flow of the program. Some of the symbols used for this purpose are shown on page 3-8.

3.1.3 Flowchart (Continued)





Novices take note: Regardless of the complexity of the program, using the symbols just presented, it can be broken down into one or a combination of the following types of program flow.




3.1.3For our example of program flow, let'sFlowchartexamine the flowchart for the Sort(Continued)routine introduced during problem
definition and algorithm discussions.







3.1.3 Flowchart (Continued)



3.1.3 Flowchart (Continued)	In the flowchart just presented, the process block tends to be on the wordy side. This was done intentionally so that there would be no misunderstanding of the intention of the block. However, it is not a bad practice even when you are writing it to yourself. You would be surprised how much of a program you can forget after six months; and then there's the maintenance programmer who has never seen the program before.
3.2 BASIC CONCEPTS	Some of the basic concepts of programming are so simple (here it comes) that most books wouldn't even mention them; these are things that we do automatically, like saying "nine plus one equals ten" when we know it is really zero with a one carry. These concepts are so basic that we often overlook them in the flowcharting stage, and then too often neglect them in the first pass of the coding stage. Three such basic concepts are: tables, pointers, and counters.
3.2.1 Tables	A <u>table</u> is a collection of similar data generally stored in sequential locations. Examples might be a table of random positive numbers, or a table of ASCII characters, or a table of addresses to various subroutines.
3.2.2 Pointers	A <u>pointer</u> is an indicator of where the table lives, or which was the last entry referenced. If a pointer is going to be used over and over, it generally does not want to be altered. In this case, the programmer will obtain a copy of the pointer, place it in a temporary storage cell, and work on it there, to preserve the original pointer. This would be true in the case of one program building a table from a given start address, and a second program operating on the same table of operands. If the first program destroys the pointer, then the second program will have either no data or the wrong data.

3-14

.

Relating this to the Sort routine, the very first step tells us to "get the address of TABL1." Here we are getting a copy of the pointer to the beginning of TABL1. Later on, when the flowchart indicates "save TEMP2 in TABL1" and (Continued) "Bump the storage pointer," we are incrementing our copy of the pointer. This technique always keeps the original pointer intact.

> A counter is an indicator of how many. For our purposes we will consider two types of counters: event counters and iteration counters. An event counter starts at zero and increments by one each time the event takes place. This was the case when the original table was built. As each entry was made, an event counter was incremented so that when the table is complete, the event counter is an indicator of the size of the table.

The other type of counter is an iteration counter. An iteration counter tells you how many times to perform an operation or process. This can be done by starting with a specific value and decrementing the iteration counter to zero, or by starting at zero and incrementing until a predetermined value is reached. In the Sort routine, three such counters were used. The state of the first counter is being tested when the flowchart asks, "All entries transferred?" The second wants to know if the comparison "Count=0?" and the third if "Pass = 0?"

Further discussion of basic programming concepts appears in later chapters where individual instructions or small routines can better demonstrate the concept.

3.2.3 Counters

3.2.2

Pointers

3.2.3 Counters

At this time let's pause and take inventory of where we've been, and where we're going. First, we looked at the computer as a machine and got a bit of a feel for what the machine needed (a program counter, an instruction register, a console, memory and peripherals) to perform tasks for us. Secondly, we looked at the language (binary numbering systems) that the computer could understand. Thirdly, we looked at the elementary phases of program development. The next step is the instruction set. By placing various combinations of ones and zeros in the instruction register, we can get the computer to execute elementary operations, the sum total of which will be our program. Rather than having to enter these instructions in the form of ones and zeros, we develop software to facilitate the job.

The program development software will consist of a text editor to allow us to generate the source program and make corrections, deletions, and insertions where we need them without having to rewrite the entire program. The next phase of program development software is the assembler. One job of the assembler is to convert our instruction mnemonics (symbols that are easier for us to remember than binary ones and zeroes) into the language that the computer understands: binary. From the assembler phase we will go to the binary loaders. The binary loader is a program to read and decode the information into its correct location in memory. After our program is loaded, like all good programs, it never runs the first time! This is where we use the program development aid called debugger. The debugger allows us to run portions of our program and check results dynamically, and where necessary make corrections, deletions, and insertions dynamically. Chapter 4 deals with the next phase of program development, the instruction set.


CHAPTER 4

THE INSTRUCTION SET *

Back in Chapter 1, when we first established what a computer is, we spoke of it as having three main sections:

- 1. Central Processing Unit (CPU) Where all data manipulation takes place.
- 2. Main Memory Where the instructions are stored. Also where tables of addresses and operands may be stored.
- Input/Output (I/O) The CPU's link to its environment.

These three main sections are linked to each other as shown below.



Corresponding to these three main sections, the instruction set may be divided into three categories according to the sections with which they are primarily concerned. The three categories, and the operations of each, are outlined below:

- 1. Input/Output. Operations involve:
 - a. Starting and stopping a peripheral device.b. Transfer of data from the device to an accumulator in the CPU.
- * When reading this chapter, the reader should refer to his Programmer's Reference Card.

- c. Transfer of data from an accumulator in the CPU to the device.
- d. Testing the status of the device.
- 2. Memory Reference Instructions (MRI). Operations involve:
 - a. Modifying the Program Counter (PC).
 - b. Modifying an operand in memory.
 - c. Transfer of data from memory to
 - an accumulator.
 - d. Transfer of data from an accumulator to memory.
- 3. Arithmetic-Logic Class (ALC). Performs data manipulations between the accumulators.

Each instruction within the instruction set consists of a string of 16 bits or binary digits, numbered 0 through 15. These sixteen bits make up a computer "word." Each of the three categories of instructions has its own unique "word" format as outlined below.

We will look at the I/O instructions first, for two reasons. First, the majority of information that enters the CPU (and then memory) comes from I/O devices. And secondly, by choosing the Teletype as an I/O device we can see some mechanical reaction to our instructions.

To understand some of the restrictions or limitations of the I/O instructions, let's begin by looking at an I/O instruction as it appears in the instruction register (IR). In terms of the instruction register (IR), every I/O instruction has the following format:

01	1	AC		TRA	NSFER	CON	NTROL	DEVI	CE CODE
0	2	3	4	5	7	8	9	10	15

4.1 I/O INSTRUCTIONS

4.1 I/0 INSTRUCTIONS (Continued)

Any transferring of data is done between a particular device and a particular accumulator. The accumulator involved is specified by bits 3 and 4. The device involved is specified by the device code in bits 10 through 15. Bits 10 through 15 decode to 64 unique possibilities; however, only 62_{10} devices may be addressed (01₈ through 76₈). Device code 00 is not used, and 77₈ is a special function code denoting the CPU.* In a device, there may be up to three data buffers (A, B, and C). Bits 5 through 7, the transfer field, specify the buffer involved and the direction of the data transfer, whether IN or OUT. An IN transfer implies a data transfer from the device buffer to the processor. An OUT transfer implies a data transfer from the processor to the device buffer.

Transfer Field	Transfer	Mnemonic
0	No I/O transfer	NIO
1	Data IN from buffer A	DIA
2	Data OUT to buffer A	DOA
3	Data IN from buffer B	DIB
4	Data OUT to buffer B	DOB
5	Data In from buffer C	DIC
6	Data OUT to buffer C	DOC
7	(Reserved for skip test later.)	s described

The format of an I/O instruction as the assembler looks at it is:

Transfer Control AC, Device Code

To type the character in ACO on the Teletype:

* The complete cross-reference between device codes and their associated mnemonics may be found in Appendix D, In-Out Codes.

4.1 I/O INSTRUCTIONS (Continued)

DOAS	 device AC Control
L	transfer

The Teletype keyboard/reader (input) has a device code 10, and the Teletype printer/punch (output) has a device code 11. Both the Teletype input and output have an 8-bit storage capacity in the form of an 8-bit long A buffer. These eight bits correspond to the right-most eight bits of a 16-bit computer word.

Write an instruction that "transfers a unit of data from AC1 to the A buffer of the Teletype output device 11."

DOA 1,TTO

Write an instruction that "transfers a unit of data to AC2 from the A buffer of the Teletype input device 10."

DIA 2,TTI

It is possible to transfer data to or from any device. It should be noted that these transfers have no effect on the devices themselves; they serve only to pass information. Before a device reacts to transferred data, some <u>control</u> information must be issued by the program. This control information acts to <u>S</u>tart and stop (<u>C</u>lear) the particular device involved.

Associated with every device are two one-bit storage elements (flip-flops) called Busy and Done. If both flip-flops are clear (reset), the device is in the idle mode. To place the device in operation, the Busy flip-flop must be set. After the device has processed the unit of data on a DATA OUT instruction, or when a device has information available in a buffer register on a DATA IN instruction, the Busy flip-flop is cleared and the Done flip-flop is set.

4.1Using the control field in an I/O instruction, theI/Ofollowing control functions can be specified byINSTRUCTIONSappending the appropriate mnemonic to the instruction.(Continued)following control function

Mnemonic	Control Function				
-	No control.				
S	Set the Busy flip-flop and clear the Done flip-flop, thus starting the device.				
С	Clear both the Busy and Done flip-flops, thus idling the device.				
Р	Special pulse output for customer application.				

Write an instruction that "transfers a unit of data from AC1 to the A buffer of the Teletype output device 11," then "starts" that device, causing the transferred character to be printed.

DOAS 1,TTO

The NIO mnemonic effects no transfer of data, but it does allow for "control only" instructions.

Write an instruction that "idles" the Teletype input (device 10).

NIOC TTI

It is not usually advisable to perform any I/O operations on a device that is busy. Using the special transfer code 7, it is possible to test the status of the Busy and Done flip-flops and to conditionally skip the next instruction as a result of the test.

Mnemonic SKPBN		Transfer Field	Control Code	Operation		
		7	0	Skip the next instruction if the Busy flip-flop is nonzero.		
SKPBZ		7	1	Skip the next instruction i the Busy flip flop is zero.		
SKPDN		7	2	Skip if the Done flip-flo is nonzero.		
SKPDZ		7	3	Skip if the Done flip-flo is zero.		
Each sk: device.	ip-on-fla	ag function	n must desig	nate a specific		
SKPDN	TTI	Tests the	Done flag o	f the TTI.		
SKPBZ	36	Test the H	Busy flag of	Device 36.		
	characten e state.	r from the	TTY; wait u	ntil it is in		
NIOS SKPDN	TTI TTI	Skip when	read cycle. n TTI done. e SKPBZ TTI.)		
JMP1 DIAC 0,TTI		;Continue	sensing sta e character	tus.		
Write a charact	group of er in AC2	f instructi 2 to the Te	ions that ou eletype prin	tputs the ter.		
SKPBZ	TTO	;Is the Te ;(code 11)	eletype prin	ter		

4.3 I/O INSTRUCTIONS (Continued)

4-6

·

4.1 I/O INSTRUCTIONS (Continued) Write a group of instructions that requests a character from the Teletype keyboard or reader, waits until the character is available, then brings it into AC2.

NIOS	TTI	;Start the Teletype input (code
SKPDN	TTI	;10), thus requesting a character. ;Is the Teletype input Done
JMP DIA	1 2,TTI	;(i.e., is the character in the ;A buffer)? ;No, test it again. ;Yes, bring the character (con- ;tents of the A buffer) into ;AC2.

NOTE: The Teletype input and output are two unique and separate devices. Each has its own A buffer, Busy and Done flags, and device code. When typing a character on a normal typewriter, the user expects to see the character printed (this is known as "echoing" a character). If a character is typed on a Teletype keyboard, it is only set into the CPU. The character is printed (echoed) only if the program outputs the character. This is called full duplex; indeed, you can be typing one input and completely different results may be printing.

Write a program that inputs and echoes characters from the Teletype keyboard, thus making the Teletype appear as a normal typewriter.

NIOS SKPDN	TTI TTI	;Start the Teletype input. ;Has a character been input ;yet?
JMP DIA SKPBZ JMP DOAS	1 0,TTI TTO 1 0,TTO	;Yet? ;No, keep testing. ;Yes, bring character into ACO. ;Is the Teletype printer Busy? ;Yes, keep testing. ;No, output the character in
JMP	•-7	;ACO. ;Repeat this program.

4.1.1 Special Mnemonic Instructions	There does exist a special clas for which the device code (bits CPU. Since the CPU is not lite with A, B, and C buffers, it is what happens when these instruc Since these instructions are sp accepts special mnemonics as th this time we will only discuss instructions that are not assoc this is the topic of a later ch handling. Right now, consider	10-15) is 77, or the rally an I/O device interesting to see tions are executed. ecial, the assembler eir equivalent. At those special mnemonic iated with interrupts; apter on I/O device
	READS AC = DIA AC,CPU	;Causes the contents ;of the console data ;switches to be ;read and loaded into ;the specific AC.
	IORST = DICC 0,CPU	;Clears the control ;flip-flops (Busy, ;Done, and Interrupt ;Disable) in all ;devices connected ;to the I/O bus.
	HALT = DOC 0,CPU	;Terminates pro- ;gram execution.

4.2 MEMORY REFERENCE INSTRUCTIONS Now that we have received the character from the device's buffer, we need a place to store it before we can accept too many more characters. For this reason our next category of instruction will be the Memory Reference Instructions (MRI). If we turn back to page 4-2, we can review the operations of this category of instructions.

.

4.2.1 The technique is known as <u>indexed addressing</u> .	4.2 MEMORY REFERENCE INSTRUCTIONS (Continued)	Since the memory into which we are going to place this data can be as large as 32,768 storage locations (requiring a 15-bit address pointer), and since the IR is only 16 bits long, some scheme had to be devised whereby both the operation and its address could be coded in the 16-bit instruction. Let's look at the IR format of a MRI to see how this is accomplished.
Indexed addressing is accomplished by coding two	4.2.1 Addressing	

Indexed addressing is accomplished by coding two numbers into the MRI: an Index (X) Mode and a Displacement (D).

IR	F	נטי	NCI	://	AC	I	2	X				D				
BIT	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

POSITION

The bits contained in bit positions 6 and 7 of the MRI specify the Index (X) Mode, and those contained in bit positions 8 through 15 of the MRI specify the Displacement (D).

X can take on four possible values:

Each of these four values for X instructs the CPU to extract a 15-bit number (address) from somewhere in the CPU.

4.2In the CPU there are five accessible temporary storage
registers. Four of these storage registers are 16-bit
accumulators and the fifth is the 15-bit program
counter. (The PC is 15 bits long since any address can
be expressed with 15 bits.)

If X is:	The	extracted	15-bit	number	is:
----------	-----	-----------	--------	--------	-----

00000
8

0

1 the 15-bit contents of the Program Counter.

2 the right-most 15 bits of AC2.

3 the right-most 15 bits of AC3.

The Displacement (D) is an 8-bit number that can take on the following octal values:

> UNSIGNED: 000 through 377 SIGNED: -200 through +177

To use the concept of Index Addressing, the programmer decides which location in memory the MRI is to reference. The address of this location is known as the Effective Address (E). The programmer then forms E by referencing one of the four indexes to which will be added or subtracted the displacement, such that:


E = (X) + D

Where, in this case, the notation (X) refers to the extracted 15-bit number. It should be noted that if X=0, then (X)=000008 and E will actually be the value of D. Also, if X=1, then (X) equals the 15-bit contents of PC. At the time that this MRI is being executed by the computer, the PC contains the 15-bit address of the location in memory where this MRI was fetched. Thus the contents of the PC is sometimes referred to as the "present location in the program," "present location," or "present address."

If X Is:	Then (X) Is:	The Possible Values for D Are:	The Possible Effective Addresses (E):
0	00000	000 through 377	00000 through 00377
1	(PC)	-200 through +177	(Present loc- ation -200) through (Present location +177)
2	(AC2)	-200 through +177	[(AC2) -200] through [(AC2) +177]
3	(AC3)	-200 through +177	[(AC3) -200] through [(AC3) +177]

Notice that the possible effective addresses, resulting when index mode 0 is used, are always between memory locations 0 and 377. This fixed, addressable area is known as page 0 and the possible effective addresses, resulting when index mode 1, 2, or 3 is used, are dependent upon the contents of the PC, AC2, or AC3 respectively. Index mode 1 addressing is commonly referred to as <u>relative addressing</u>, since the E produced will be distance D relative to the present address (PC). Index modes 2 and 3 addressing are commonly referred to as <u>base register addressing</u>, since the E produced will be a function of the contents of the base register (accumulator) used. In base register (accumulator) is commonly referred to as a <u>memory</u> <u>pointer</u>, since it contains the 15-bit address of a location in memory, i.e., points to that location.

The procedure for calculating the address can be seen in the flowchart on the next page.



** EFA MEANS EFFECTIVE ADDRESS

Figure 4.1 Flowchart of Direct Address Calculations

000000 000100 000377	PAGE O, ABSOLUTE RANGE OF ADDRESSES DIRECTLY ACCESSIBLE WHEN X=0	X=0
	PAGE 1	
000600 AC2=001000 001177	RANGE SERVED BY ADDRESSES RELATIVE TO THE CONTENTS OF ACCUMULATOR TWO.	X=2
004600 PC=005000 005177	RANGE SERVED BY ADDRESS RELATIVE TO THE LOCATION OF THE INSTRUCTION: LDA 0,D,1	X=1
012145 AC3=012345 012544	RANGE SERVED BY ADDRESSES RELATIVE TO THE CONTENT OF ACCUMULATOR THREE.	X=3
077777	TOP OF 32K OF CORE	

Figure 4.2 Memory Addressing Map

4.2 The FUNCT/AC field (bits 0-4) can code one of the MEMORY following instructions: REFERENCE INSTRUCTIONS LDA AC STA AC (Continued) ISZ DSZ JMP JSR The format of MRIs as interpreted by the assembler is: FUNCT <AC,> D <,X > where <> means optional entry. In other words, if the FUNCT requires an accumulator (LDA and STA), the $<\!AC,\!>$ field must have an entry. Also, if no $\langle,X\rangle$ is specified, the default value of zero will be assumed. Now let us examine the individual functions specified above. 4.2.2 LoaD Accumulator LDA LDA - "LoaD the contents of a memory location into an Accumulator." The LDA instruction is used to transfer the contents of a memory location to the CPU (one of the four accumulators). For the CPU to execute an LDA instruction, it must know which one of the four accumulators is to receive the word (0, 1, 2, or 3), and which memory location (E) contains the word to be transferred. The instruction is in the form: LDA AC, D, X AC is the accumulator number (0, 1,where: 2, or 3) D is the displacement (000 through 377) or (-200 through +177) X is the index (0, 1, 2, or 3)The combination of D and X form E, the memory address.

This technique takes advantage of the assembler's capability to calculate displacements. More important, however, it relieves you of worrying whether the displacement should be stated in decimal or octal. And secondly, it allows you to insert instructions (as we are about to do) in any area of memory without having to change all MRI displacements that might be affected.

The other change that you should notice is that the accumulators selected for input (DIAS 0,TTI) versus output (DOAS 1,TTO) are different. This was done with forethought, so that the instructions that we will insert will be more meaningful, and less redundant.

Now for the new instructions. After we input the character from the Teletype, we want to store it in a table, thereby freeing up the input accumulator to receive the next character. Also, prior to outputting a character we will get the character from the same table. This may be done by modifying the program as follows:

IN:	NIOS SKPDN JMP DIAS	TTI TTI 1 0,TTI	;Get this char. and ;start the next.
	STA	0,TABLE	Save this char. in
	•		
	•		
	•		
	•		
	•		
	•		
	•		
OUT:	LDA SKPBZ JMP	1,TABLE TTO OUT	;Get the char. for output.
	DOAS	1,TTO	;Output the char. for ;printing
m a D L	JMP	IN	;Go get next char.
TABL	E: U		

4.2 MEMORY REFERENCE INSTRUCTIONS (Continued)	STA - "S			s of an <u>A</u> ccumulator into a	
4.2.3 STA	that of the STA the CPU location be trans	The STA instruction is used in a manner similar to that of the LDA instruction. The difference is that the STA instruction causes data to be transferred from the CPU (one of the four accumulators) into a memory location, whereas the LDA instruction causes data to be transferred from a memory location to the CPU (one of the four accumulators).			
	situatio we wrote program characte	on, let's e to "ech as writt er before	look ba o" chara en, ther inputti	uctions in a practical ck at the I/O program that cters (see page 4-7). In the e is no provision to save one ng the next. Let's modify as follows:	
	IN:	NIOS SKPDN JMP DIAS	TTI TTI 1 0,TTI	;Start the Teletype input. ;Has character been input? ;No, test it again. ;Yes, get this char. and ;start the next.	
	OUT:	SKPBZ JMP DOAS JMP	TTO OUT 1,TTO IN	;Is the Teletype printer ;busy? ;Yes, test it again. ;No, output the character ;and start the printer. ;Go get next character.	
				structions that we are going ram, let's discuss the changes	

to insert into this program, let's discuss the changes that exist between this version and the one on page 4-7. Here we see that the location of the SKP--instructions has been given a name (IN: and OUT:). This relieves you of worrying about where the instruction "lives" by allowing you to reference the location by a name that you have chosen; a name that has meaning to you. This name is then substituted in the displacement field of the instruction:

JMP IN

4.2 MEMORY REFERENCE INSTRUCTIONS (Continued)	The program now allows us to use accumulators zero and one in the dot-dot-dot area without losing the character that was input. However, the severe restriction still exists that we can only input one character. That is, we only have one memory location (TABLE) designated to store characters. What would be nice would be the ability to store many characters into sequential locations and perhaps even keep a tally of how many characters were input. Enter, the next two instructions.
	1.001 0001010.

4.2.4 ISZ Increment and Skip on a Zero result.

ISZ

The ISZ instruction causes the contents of a desired memory location to be "Incremented" by one. The only additional information that must be supplied to the CPU is the address of the memory location whose contents are to be altered (incremented). Thus, this instruction takes the form:

ISZ D,X

The combination of D and X form E, the memory address.

The ISZ instruction provides an additional feature. If, after being incremented by one, the new contents of the altered memory location are 000000, then the CPU skips the next instruction in the program --"Increment and Skip on a Zero result."

	OLD MEMO STATE	RY	INSTRUC EXECU	
	1			
307	000423		ISZ	307,0
306	177777		ISZ	306,0
305	106523		ISZ	305,0)
			ISZ	306,0
			ISZ	307,0

Decrement and Skip on Zero result.

4.2 MEMORY REFERENCE INSTRUCTIONS (Continued)

4.2.5 DSZ

DSZ

The DSZ -- "Decrement and Skip on a Zero result" -instruction performs similarly to the ISZ instruction, except that contents of the desired memory location are "Decremented" by one, instead of being "Incremented" by one as in the ISZ instruction.

It is important to realize that both of these instructions are modifying the content of an address, not the actual address. In other words, if we were to insert this instruction:

ISZ TABLE

into our program, it would <u>not</u> serve our purpose. The effect of this instruction would be to add one to the character stored at location TABLE. What we need is to have our address, TABLE, stored as the <u>content</u> of another address. The technique for doing so might be:

ATABL: TABLE

which may be read as "location ATABL contains the value TABLE," or points to location TABLE. Now let's modify the program again to include the new features.

	LDA STA	O,ATABL O,TEMP	;Get the address TABLE. ;Save it in a temporary ;location.
	NIOS	TTI	Start the Teletype
IN:	SKPDN	TTI	;input. ;Has the character been ;input?
	JMP DIAS	1 0,TTI	;No, test it again. ;Yes, get this char- ;acter and start the ;input for the next.
	LDA	2,TEMP	;Get the address of ;TABLE.
	STA	0,0,2	;Store the character ;in the table.
	•		
	•		
	•		
	•		
	•		
	•		
	LDA	2,TEMP	;Get the address of ;TABLE.
	LDA	1,0,2 ;Get the char	;Get the character from ;the table.
OUT:	OUT: SKPBZ TTO ;Is the Telef ;busy? JMP OUT ;Yes, test if DOAS 1,TTO ;No, output f	;Is the Teletype printer	
		;Yes, test it again. ;No, output the char. ;and start printer.	

4.2 MEMORY REFERENCE INSTRUCTIONS (Continued)

4.2 MEMORY	ISZ	TEMP	;Advance the table ;pointer.
REFERENCE INSTRUCTIONS	ISZ	COUNT	;Advance the tally ;counter.
(Continued)	TEMP: 0 COUNT:0		; ; ;Keep a tally of the ;number of entries.
	ATABL:TABLE TABLE:O		Pointer to the table. The table starts here.

Before we examine the additions that were made to the program, remember under algorithms and flowcharting we introduced the concepts of table, pointers, and counters (refer to pages 3-14 through 3-17). Now we see them implemented in instructions.

As was mentioned in the discussion on pointers, "The programmer will obtain a copy of the pointer, place it in a temporary storage cell, and work on it there to preserve the original pointer." This is the purpose of the first two instructions in our modified program:

> LDA O,ATABL STA O,TEMP

Locations ATABL and TEMP appear at the end of the program where ATABL is initialized statically to the value TABLE and TEMP is initialized statically to zero. The program then dynamically reinitializes location TEMP to the value TABLE.

When the program is ready to store or retrieve a character, it is done with the following two-instruction combinations:

LDA 2,TEMP STA 0,0,2 ... LDA 2,TEMP LDA 1,0,2

4.2The operation of the STA 0,0,2 and LDA 1,0,2MEMORYinstructions can be reviewed on page 4-19. The LDAREFERENCE2,TEMP instruction is repeated to allow theINSTRUCTIONSdot-dot-dot area of the program to use accumulator two.(Continued)Image 100 minutes

After this character has been placed in the table, and sufficiently massaged and output for printing, then the pointer is advanced to the next sequential address in the table:

ISZ TEMP

Also the tally counter is incremented:

ISZ COUNT

In both instances we never expect the "skip on zero result" to take place. We are simply using the increment memory portion of the instruction. Further applications of these instructions will be seen as we continue to modify the program.

As for the remaining MRIs, we have been using one of them ever since we started applying the instructions. Now we will formally define it.

4.2.6 JMP

JuMP

JMP

The JMP -- "JuMP" -- instruction is used specifically to alter the flow of a program. The program that is stored in memory is normally executed sequentially, since the Program Counter (PC) is incremented by 1 following execution of an instruction.

It may be desirable, at some point in a program, to branch to another group of instructions that resides somewhere else in memory. To perform this branching, it is necessary to provide the memory address where the new block of instructions begins. Thus, JMP instructions are of the form:

JMP D,X

The combination of D and X form E, the memory address where the new block of instructions begins. The (PC) are replaced by E, causing program execution to proceed sequentially from this new address. This results in the branching of the program to a new block of code.

<u>JSR</u>

The JSR -- "Jump to <u>SubRoutine</u>" -- provides branching similar to that of the JMP instruction; the main difference between the JMP and JSR instructions is that the JSR instruction not only branches <u>to</u> some other group of instructions, but it also retains the memory address that it jumped from. This feature is extremely useful when writing groups of instructions that perform specific tasks (<u>subroutines</u>).

For example, if the square root operation is used many times in a program, it may be more advantageous to write the square root subroutine as one block of code. Whenever the square root of a number is desired, simply do a JSR to the square root subroutine and have the square root subroutine return to the calling program when finished. For this purpose the CPU puts the return address -- (PC)+1 at the time the JSR instruction occurred -- into AC3.

The formal definition for JMP talks about branching to a new block of code. However, as you can see from our application of the JMP instruction, it works equally well branching back to repeat a block of code. As for the JSR instruction, we are not ready for the square root subroutine; however, we can take our program and make the input and output portions of it into subroutines as follows:

4.2.7 JSR

4.2 Memory		LDA	O,ATABL	;Get the address :TABLE.
REFERENCE INSTRUCTIONS		STA	O,TEMP	;Save it in a ;temporary location.
(Continued)	GET:	JSR	GCHAR	;Get a CHARacter.
		LDA	2,TEMP	;Get the address of ;TABLE.
		STA	0,0,2	Store the char. in the table.
		•		
		•		
		LDA	2,TEMP	;Get the address of ;TABLE.
		LDA	1,0,2	;Get the char. from ;the table.
		JSR	PCHAR	Print the CHARacter.
		ISZ	TEMP	Advance the table
		ISZ	COUNT	Advance the tally
		JMP	GET	;Go get next char- ;acter.
	TEMP:	0		,
	COUNT	:0		
	ATABL	TABLE		
	TABLE	:0		
	GCHAR	:NIOS	TTI	;Start the Teletype ;input.
		SKPDN	TTI	;Has the char. been ;input?
		*JMP	1	No, test it again.
		DIAS	0,TTI	;Yes, Get char. and ;start input again.
		JMP	0,3	Return to the address saved in AC3 by the JSR
				;instruction.
	PCHAR:	SKPBZ	TTO	;Is the Teletype ;printer busy?
		JMP	1	;Yes, test it again.
		DOAS	1 , TTO	No, output char.
		TND	0.0	;and start printer.
		JMP	0,3	;Return to the ;address saved in
				AC3 by the JSR
* JMP1 means "jump				;instruction.
to my current location				

to my current location minus one."

Program A

B: LDA 0,@BA1 ;Program A's access ;to Argl. JSR C ;Program A calls C . BA1: @AA1 ;Indirect pointer to ;Argl.

Now that we have looked at all of the memory reference instructions, let's pause for this reminder: The following message is brought to you on behalf of the assembler.

> Hey, remember me! I'm the guy that has to take these mnemonics and convert them into something the CPU can understand. As long as you conform to prescribed rules, I can do my job. I'm the guy that allows you to give a name to a location (GET:) and then to reference that location by name (JMP GET). What you have to remember is that I have to code your reference into binary bits. So keep your references within range, and we will get along just great.

I think what he is trying to tell us is that it is time to go back and take another look at bits 5 through 15 of the instruction register for a MRI. Since we haven't given any numeric addresses for the locations of our instructions, the references could be to page zero (location $0-377_8$) or page one (locations 400_8 to top of available memory). Figure 4.3 shows how the assembler will code bits 6-15of the instruction.




Figure 4.3 Formation of Effective Address for MR Instruction

4.2
MEMORY
REFERENCE
INSTRUCTIONS
(Continued)

Referring once again to the Memory Addressing Map on page 4-13, it appears that of a total of 32K of possible addresses, we only have access to a maximum of 1K at any given point in time. In other words, with specific values already in the PC, AC2, and AC3, bits 8 through 15 can only displace these values by a fixed range. One out of 32; wouldn't it be nice if we could reach the other 31K without having to alter the PC, AC2, or AC3? Behold, IR bit 5! Up to this point, IR bit 5 has been a zero, which defines IR bits 6 through 15 as the address of an operand, or the final address. Now, if we could just get bit 5 set to a 1, the CPU would then interpret IR bits 6 through 15 as the address of an address, or an indirect address. We have already seen this concept in application when we, in our program, statically set the content of address ATABL equal to TABLE:

ATABL: TABLE,

and again when we dynamically set the content of address TEMP equal to TABLE:

STA O,TEMP

Without indirect addressing, we then picked up our characters in the following sequence:

LDA	2,TEMP
LDA	0,0,2

4.2.8 INDIRECT ADDRESSING Wouldn't it be nice if we could load accumulator zero by simply going indirect through location TEMP to arrive at the table. Hey assembler, what's the procedure?


If you use the "at" symbol (\emptyset) anywhere in a MRI instruction, I will interpret this to mean that the address is indirect and will therefore set bit 5 to a 1.

Example:

	LDA	O,@TEMP
or	LDA	O,TEMP@
or	LDA	0,0,TEMP
or	@LDA	O, TÉMP
or	LDA@	O,TEMP


All of the above will be treated identically by the assembler. What indirect addressing buys us is 16 bits worth of address. Let me explain. While we were confined to the instruction register, a portion of the 16 bits had to specify FUNCT, a portion for AC, a portion for Index mode, and finally eight bits for Displacement. Once we leave the confines of the IR, and begin obtaining our addresses from memory locations, we have the full 16-bit content of the memory location with which to specify a new address. This difference can be seen in the diagram below.

Direct Addressing - IR bit 5 = 0



The question that you are undoubtedly waiting to ask is, "I thought we only needed 15 bits to access any address in the 32K range?" The answer: You're absolutely correct! Therefore, every time we extract a 15-bit address from memory, we have a whole bit left over. What do you think we should use it for? Sorry, the decision has been made for us. Just as IR bit 5 begins the indirect addressing chain, so memory bit 0 can be used to perpetuate the chain.

Example:



The chain, then, can be as long or as short as you desire simply by setting bit 0 in those memory locations that the chain references.

The way that the CPU calculates the address is shown in the flowchart on the following page.





Figure 4.4 Flow Chart of Indirect Address Calculations



В:	•		
	•		
		0 0014	
	LDA	0,0041	;Program B's access
	•		;to Argl.
	•		
	•	FOT	
	JSR ECT ;	;Call to next level	
	•		
	•		
CA1.	ABA1		.Indimast pointon
CA1: @BA1 •	EDAT		;Indirect pointer ;to Argl
		, CO RIGI	
	•		
	•		

Now consider that we are executing the LDA instruction in Program B:



What is not shown in the block approach above is how the indirect pointer at each level might be done dynamically by each program before calling the next level.

Let's return now to our program as we left it. By using indirect addressing, it now appears as follows:


4.2 MEMORY REFERENCE INSTRUCTIONS (Continued)	GET:	LDA STA JSR STA	O,ATABL O,TEMP GCHAR O,@TEMP	
		•		
		•		
		LDA	1 , @TEMP	;Get the character ;from the table.
		JSR	PCHAR	Print the CHARacter.
		ISZ	TEMP	Advance the table
		200	1 0111	;pointer.
		etc.		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
		etc.		

4.2.9 AUTO INDEXING


Now that you are feeling comfortable with indirect addressing, it's time for another one of those "wouldn't it be nice" curves. Wouldn't it be nice if the same instruction that gets the operand from the table would also advance the table pointer, thereby eliminating the need for a separate instruction to do the job: ISZ TEMP. Dare we call on the assembler again? No, this is a job for CPU. It is referred to as <u>auto-indexing</u>, and it works as follows:

> If at any level in the effective address calculation locations 20-37₈ are <u>referenced indirectly</u> (i.e., their content is an address), the content will be automatically incremented or decremented by one <u>before</u> use. The new value is both written back into the auto-indexed location and used as the next level in the indirect addressing chain. Addresses taken from locations 20-27₈ are incremented <u>before</u> use, those from 30-37₈ are decremented <u>before</u> use. To illustrate, consider the following.

When referenced directly, locations 20-37 are no different from any other location.




Even after one level of indirect addressing, when locations 20-37 are referenced directly, they are no different from any other addresses.




The auto-indexed location may be referenced indirectly at the instruction register level:


First Level Auto-Indexing



or at any level thereafter. The auto-indexed location may contain a final address:



or another indirect address; they are still



The following flowchart demonstrates how the computer calculates the address.




Figure 4.5 Complete Flowchart of Address Calculations

4.2 MEMORY REFERENCE INSTRUCTIONS		Modifying our program to implement the new technique, we have the following:			
(Continued)		LDA STA	0,ATABL 0,20	;Get the address TABLE. ;Save as auto-index	
		DSZ	20	;pointer. ;Back off for "incre- ;ment <u>before</u> use."	
		STA	0,21	;Input versus Output ;needs	
	GET:	DSZ JSR	21 GCHAR	;separate pointers. ;Get the CHARacter.	
		STA	0,020	Store character and	
		•		;advance pointer.	
		LDA	1,021	;Get the character and ;advance pointer.	
		JSR ISZ	PCHAR COUNT	;Print the CHARacter. ;advance the tally	
		etc.	00011	;counter.	
		elc.			
		instruc		ique requires additional ff on the auto-indexed them.	

DSZ	20
•	
•	
DSZ	21

This can be overcome by using auto-indexed addressing for <u>all</u> references to TABLE and then simply initialize location ATABL to one less than the start address of TABLE. The program would then look like the following:

4.2 MEMORY REFERENCE INSTRUCTIONS (Continued)

	LDA	0,ATABL	;Get the address of ;TABLE.
	STA	0,20	;Save as auto-index ;pointer
	STA	0,21	;for both input and ;output.
GET:	JSR STA •	GCHAR 0,@20	;Get the CHARacter ;advance pointer and ;store character.
	•		
	LDA	1,021	;Advance pointer ;and get character.
	JSR	PCHAR	;Print the CHARacter
	ISZ	COUNT	;advance the tally ;counter.
	JMP	GET	;Go get next char- ;acter.
COUNT:	0		,
ATABL:	TABLE-1		;Back off for ;"increment before ;use."
TABLE:	0		, 450 . "

To further enhance your understanding of indirect addressing, try the following program.

1. Fill in the comment column based on your understanding of the instructions.

Comments

START:	LDA STA	O,CON O,CNT	;
LOOP:	LDA ISZ STA	O,VAR TAD O,@TAD	;;
	DSZ JMP HALT	CNT LOOP	;
TAD: CON: CNT VAR:	@770 5 0 771		,

(Continued)

4.2 MEMORY REFERENCE INSTRUCTIONS (Continued)

2.	Given:	
	Address/Content	A

Address/Content

771/7700	774/7730
772/7710	775/TAD
773/7720	776/0

3. Fill in the missing content.

Address/Content	Accumulator	Ξ	Content
7700/ 7710/ 7720/ 7730/	ACO	=	

This concludes our immediate coverage of memory reference instructions. However, we will be using MRIs as we continue our coverage of the instruction set.

4.3 ARITHMETIC AND LOGIC INSTRUCTIONS

Thus far in the development of our program, we have been able to input and output characters to a device. Also, we have stored and retrieved these characters from memory by building a table, using a pointer, and keeping a tally. The third category of instruction, the Arithmetic and Logic Class (ALC), will be used to overcome some of the severe restrictions in our program as developed thus far. For instance, wouldn't it be nice if we could pack two 8-bit (ASCII) characters into those 16-bit memory locations instead of wasting 50% of memory? Wouldn't it be nice if we could sense for the presence of a particular character to signify end-ofinput? Wouldn't it be nice if we could selectively store or discard characters? For these and other niceties, stay tuned as we present the Arithmetic and Logic Class of instructions.

The basic format of ALC instructions as interpreted by the assembler is:

FUNCT ACS, ACD

where: ACS means Source Accumulator (0-3) ACD means Destination Accumulator (0-3)

This information is contained in bits 0 through 7 of the instruction register in the following manner:

1	1 ACS		1 ACS		ACD FUNCT		т		
0	1	2	3	4	5	6	7	8	15

A 1 in bit 0 indicates an ALC.

The mnemonics that the assembler will accept and their associated descriptions are given on the following page.

.

4.3			
ARITHMETIC AND LOGIC	Mnemor	lic	Description
INSTRUCTIONS (Continued)	СОМ	ACS,ACD	;compute the 1's comple- ;ment of the number in ACS, ;and put the result into ;ACD.
	NEG	ACS,ACD	;compute the 2's comple- ;ment (negative) of the ;number in ACS, and put ;the result into ACD.
	INC	ACS,ACD	add one (increment) to the number in ACS and put the result into ACD.
	MOV	ACS,ACD	copy (move) the number in ACS into ACD.
	ADD	ACS,ACD	add the number in ACS to the number in ACD and put the answer into ACD.
	SUB	ACS,ACD	;subtract the number in ACS ;from the number in ACD ;and put the answer into ;ACD. Subtract is per- ;formed by taking the 1's ;complement of the number ;in ACS, adding this to the ;number in ACD, then adding ;1 to the result (2's ;complement subtraction).
	ADC	ACS,ACD	add the 1's complement of the number in ACS to the number in ACD and put the answer into ACD.
	AND	ACS, ACD	perform a logical AND poperation between the number in ACS and the number in ACD and put the result into ACD.

Quite often it is convenient to start with a value of zero in an accumulator. Since we don't have a CLEAR instruction as such, this may be accomplished (without the use of a constant from memory) by subtracting the accumulator from itself. For instance, to clear AC2, use the following:

SUB 2,2

4.3 ARITHMETIC AND LOGIC INSTRUCTIONS (Continued)	Another convenient function would be that of comparing two quantities. However, the comparison would be meaningless unless we had a way of testing the outcome. For this purpose the assembler will accept a skip specifier in the form of a three-character mnemonic following ACD. The table below gives the acceptable mnemonics and their meanings.					
4.3.1 SKIP FUNCTIONS	Mnemonic	Meaning				
FUNCTIONS	(None)	Default condition; no test is made. The next location in the program sequence will be executed.				
	SKP	(Unconditional SKIP) The next location in the program sequence is unconditionally skipped.				
	SZR	(<u>Skip on Zero Result</u>) If the 16-bit result from the operation is zero, the next location in the program sequence is skipped.				
	SNR	(<u>Skip on Nonzero Result</u>) If the 16-bit result from the operation is nonzero, the next location in the program sequence is skipped.				
	SZC	(<u>Skip on Zero Carry</u>) If the carry bit resulting from the operation is zero, the next location in the program sequence is skipped.				
	SNC	(<u>Skip on Nonzero Carry</u>) If the carry bit resulting from the operation is nonzero, the next location in the program sequence is skipped.				

Mnemonic Meaning

SEZ

(Skip if Either or both are Zero) If either or both (Carry and Result) are zero, the next location in the program sequence is skipped.

SBN (Skip if Both are Nonzero) If both (Carry and Result) are nonzero, the next location in the program sequence is skipped.

The assembler codes this information into bits 13 through 15 of the instruction as follows:

_	0	1	2	3	4	5 7	8	121	3 15	
1	1	ACS		ACD		FUNCT			SKIP	
L		1		L			1			

Now, to effect a comparison for equality we might use the following program sequence.

Test to see if the input character is a carriage return.

4.3 ARITHMETIC AND LOGIC INSTRUCTIONS (Continued)		DIA LDA SUB JMP	O,TTI 1,CR O,1,SNR EQUAL	;Get the character. ;Get the ASCII for ;carriage return. ;Test for equality. ;Char = CR. ;Execute this pro- ;gram sequence only ;if Char = CR.
	EQUAL:	- - - -		;Execute this pro- ;gram sequence ;only if Char = CR.
	CR:	- 215		;ASCII for carriage ;return with even ;parity. *
	entire During the ori unalter destina we have want to be nice tests w again?	16 bits the exec ginal co ed; how tion acc to relo test a if we c ithout h	of instruution of ntent of ever, the umulator ad the Cl new input ould load aving to	will be made after we have the uction with which to work. the SUB 0,1,SNR instruction, the source accumulator is e original content of the is destroyed. This means R character every time we t character. Wouldn't it d it once and perform all reload the test character what have you got in your
4.3.2 NO-LOAD FUNCTION		that if anywher interpr the res I will	the num e in an et this ult to the therefore	d ask. It just so happens ber sign (#) appears ALC instruction, I will to mean "do not deliver ne destination accumulator." e use this information to ne instruction.
* For a discussion on p	arity, s	ee page	4-51.	

Isn't he wonderful folks? Let's hear it for the assembler. So now the instruction register looks like the following:

0	1 2	3 4	57	8 11	12 1	3 15
1	ACS	ACD	FUNCT		no load	SKIP

4.3.3. SHIFT FUNCTION

Another very common test that is performed is that of testing for positive versus negative numbers; i.e., testing the sign of a number. In signed number representation, the most significant bit (bit 0) is the sign bit. Since we don't have a skip specifier to test bit 0, we will just have to position bit 0 where it can be tested. How about if we move it into the Carry bit? The table below shows how this is done.

The Shift Field (Bits 8 and 9)

Effect


Default value. No effect.

L

(none)

Mnemonic

All bits are shifted one position to the left:



All bits are shifted one position to the right:

0	15
-> -	
	- C -


R

The Shift Field (Bits 8 and 9)

Mnemonic

S

A byte swap occurs:



The instruction register now looks like the following:

Effect

0	1	2	3	4	5	7	8	9	11	1	12	13	15
1		ACS		ACD	FUI	NCT	SH	IIFT		no	lead	SK	IP

Now, with our new found capabilities we can do the following:

MOVL# 0,0,SNC ;Test the sign. JMP POS ;If positive (=0) JMP next instruction;Do this if negative. ;(≠0)

Notice that by combining the shift operation with NO LOAD feature,we can perform the test without destroying the original content of the accumulator. The same technique may also be used to test odd versus even numbers by shifting in the other direction.

> MOVR# 0,0,SZC ;Test for odd versus ;even. JMP ODD ;If odd,JMP. next instruction;Do this if even.

Let us consider now the third possibility: a swap. Remember the Teletype, that 8-bit ASCII device? Since it only deals in eight bit quantities, it will always send and receive information in bits 8 through 15. Therefore, if we have two characters in an accumulator, we would output them in the following manner.

LDA	0,021	;Advance the pointer and ;get two char.
JSR	PCHAR	;Print CHAR in low-byte ;position.
MOVS JSR	0,0 PCHAR	;Reposition the bytes. ;Print the second CHAR.

Notice in the example above, the No-Load switch (#) is off. Therefore, the result will be delivered to the destination accumulator. The shift left and shift right operations could also be used to multiply a number by two or divide a number by two. There is only one drawback. If the carry bit that gets shifted into the number is a 1, it destroys the integrity of the number. What we need is more control over the carry bit. Aside from the fact that shifting left or right alters carry, carry is also affected by overflow resulting from certain arithmetic operations.

Overflow will result from any of the following:

INSTRUCTION	CONDITION CAUSING OVERFLOW
ADD ACS,ACD	where (ACS) + (ACD) > 2^{16} -1
INC ACS,ACD	where (ACS) = 2^{16} -1
NEG ACS,ACD	where (ACS) = 0
SUB ACS,ACD	where (ACS) <u><</u> (ACD)
ADC ACS,ACD	where (ACS) < (ACD)

4.3 ARITHMETIC AND LOGIC INSTRUCTIONS (Continued)	complement the value reason, the assemble force the carry bit known state before t as the base value of established by appen instruction mnemonic	flow has on carry is to of the carry bit. For this r provides a means for you to used in the operation to a he operation takes place (known carry). This base value is ding a fourth letter onto the . The acceptable letters and e values are given in the
4.3.4 CARRY FUNCTION	If the Letter Is:	Then the Base Value Will Be:
	(absent)	(Default value) The present state (1 or 0) of carry at the time the instruction is encountered.
	С	The <u>C</u> omplement of the present state of carry at the time the instruction is encountered.
	Z	Forced as a <u>Z</u> ero.
	0	Forced as a <u>O</u> ne.

4.3 ARITHMETIC AND LOGIC INSTRUCTIONS (Continued)	You must bear in mind that what you are doing is establishing a <u>base value</u> for carry that will be complemented if the arithmetic/logic result produces overflow.				
	For exa	mpre:			
	ADD	1,2	The base value of the Carry ;bit is whatever the value of ;the Carry bit happens to be ;at the time this instruction ;is encountered. An overflow ;causes this base value to ;be complemented.		
	ADDC	1,2	;The base value of the Carry ;bit is the <u>complement</u> of what- ;ever the value of the Carry ;bit happens to be at the time ;this instruction is encountered. ;An overflow causes this base ;value to be complemented.		
	ADDZ	1.2	The base value of the Carry		

- ADDZ 1,2 ;The base value of the Carry ;bit is forced to a zero. An ;overflow causes the Carry bit ;to become 1.
- ADDO 1,2 ;The base value of the Carry ;bit is forced to a 1. An ;overflow causes the Carry bit ;to become zero.

Now let's go back to our technique for clearing an accumulator. Realizing that subtraction by two's complement addition will produce overflow and thereby complement the base value established for carry, we can use this to effect the following:

4.3			
ARITHMETIC	SUB	1,1	;Clear AC1 and complement the
AND LOGIC		·	present state of carry.
INSTRUCTIONS	SUBC	2,2	;Clear AC2 and preserve the
(Continued)			;present state of carry.
	SUBO	3,3	;Clear AC3 and clear carry.
	SUBZ	0,0	;Clear ACO and set carry.

Now our instruction is complete,

0	12	34	57	89	10 11	12	13 15
1	ACS	ACD	FUNCT	<u>S</u> HIFT	<u>C</u> ARRY	no load	SKIP

and our mnemonic representation looks like the following:

FUNCT<C><S><#> ACS,ACD<,SKIP>

where $\langle \rangle$ denotes optional entries, and # is a floating symbol that may appear anywhere in the instruction. Also notice that contrary to its position in the instruction register, if both <u>Shift</u> and a <u>Carry</u> specifier are given, the carry must precede the shift.


	MOVZI	-	0,2,5K	P	
FUNCTion	Carry	Shift	ACS	ACD	test

mnemonic

SUBO 1,1 ;Clear AC1 and clear Carry. ADDCS 0,1,SZC ;Since there can be no ;overflow, and since Swap ;does not affect Carry, ;Carry will get set.

This technique will be used in a later discussion of a concept called packing.

Wow! With all of this going on at once, how does it ever produce a result? Would you believe it's all done with mirrors? The exact sequence of events can be seen by following the data in a clockwise direction through the diagram below.



4.3Notice that all manipulations of carry (base value
versus overflow) are performed within the function
generator, and then the 17-bit result is passed on to
(Continued)

.

4.3.5

BYTE

MANIPULATION

Now with all the bells and whistles accounted for, let's go back and make some enhancements on our program. First of all, after we get the character, and before we store it in memory, let's pack two 8-bit characters into one 16-bit accumulator. To do this we will need an extra accumulator in which to do the packing, and, secondly, some technique for detecting the fact that two characters have been input. The following program will accomplish the job.

TEST:	177777		;Minus 1 for ISZ
	SUBO	1,1	;instruction. ;Clear AC1 and clear ;Carry.
	NIOS	TTI	;Start the Teletype ;reader.
	SKPDN	TTI	;Is the character ;ready?
	JMP	1	No, test it again.
	DIAS	0,TTI	;Yes, get the char- ;acter.
	ADDS	0,1	;ADD char to AC1
	ISZ	TEST	;and swap bits. ;Have two characters ;been input?
	MOVS	1 ,1, SKP	Yes, reposition
			;bytes. ;AC1 = [1st 2nd]
	JMP	6	;No, go get second ;character.
	STA	1,020	Store two char-
			;acters in the ;table.
	•		,
	-		

Now let's analyze the program. About the only point of merit is that the last four instructions show the application of the unconditional skip (SKP) feature of an ALC instruction. Aside from that, the program only works for the first two characters. After that, location TEST will not produce a zero result (ISZ TEST) for another 2¹⁶ characters. It would require no less than two additional instructions to restore location TEST to its initial value of minus one. Secondly, we are using an entire 16 bits to detect whether or not the second character has been input. The same thing could be accomplished with one bit and at the same time greatly simplify the program. The technique is to start with the carry bit in a known state (which we have already done) and then test the state of carry to determine if both characters have been input. Let's use the input subroutine (GCHAR) that we wrote back on page 4-23.

SUBO	1,1	;Clear AC1 and clear
JSR	GCHAR	;Carry.
	GCHAR	;Get the CHARacter.
ADDCS	0,1,SZC	;Position char. Is it
		;second char?
JMP	2	No, go get second
		;character.
MOVS	1,1	Yes, reposition bytes.
	•	AC1 = 1st 2nd
STA	1,020	Store two characters
	,	; in the table.
		, IN ONE DADIE.

The purpose of repositioning the bytes <u>1st 2nd</u> before storing them is to be compatible with some existing software which, when outputting from a table, will always output the high byte first.

4.3.6 Parity and Masking Before we further modify our program, let's discuss the Teletype parity bit and a technique known as masking. In the field of data transmission (especially serial data transmission), it is imperative that the integrity of the character be checked to ensure that nothing was lost during transmission; so that the character received is indeed the character that was transmitted. For this purpose, Teletype appends onto its 7-bit code an eighth bit called the parity bit. The parity used can be either even parity or odd parity. For even parity, the parity bit will be set when the 7-bit code contains an odd-number of one bits, or clear when the 7-bit code already contains an even number of one bits. This technique allows the receiving device to simply check the number of one bits against the type of parity being used. For even parity, all characters will have an even number of one bits; for odd parity, an odd number of one bits. Since you don't want to be bothered with which characters will have the parity bit set, and which will not, or whether it's even parity or odd, we will use a technique called masking to strip off the parity bit leaving only the 7-bit code. This technique of masking is done with the logical AND instruction and may be used to isolate any number of sequential or randomly located bits within a word. Remember, the logical AND function will save anything that is ANDed with a binary 1, and discard anything that is ANDed with a binary 0.


4.3 ARITHMETIC Example: Assume AC2 contains the information MAD LOGIC we are interested in. (Continued) MASK1: 177 MASK2: 3400 MASK3: 160000 LDA 1.MASK1 :Get the mask.

LDA 1,MASK1 ;Get the mask. AND 2,1 ;Isolate the low-;order seven bits. LDA 0,MASK2 ;Get the mask. AND 2,0 ;Isolate bits 5-7. LDA 3,MASK3 ;Get the mask. AND 2,3 ;Isolate bits 0-2.

In many applications, 8-bit words -- bytes -are sufficient data word blocks, such as for storage of 8-bit Teletype character strings.

Because the address of any 16-bit word requires only 15 bits, the remaining bit can be used to specify the left or right byte of the contents of a memory location.

A memory capacity of 32K words contains 64K bytes, where each memory cell contains two bytes.




Remember the technique we used to perpetuate indirect addressing:

4.3 ARITHMETIC AND LOGIC INSTRUCTIONS (Continued)		= 0, bits 1-15 operand.	15 word address 5 = address of 5 = address of an
4.3.7 BYTE POINTERS	the form: 0 15 where: B= B= Thus, incr the left b memory loc Right shif address. F	-bit word addr 0 specifies th 1 specifies th ementing the h yte and then t ations. ting the byte ollowing this	es or byte pointers are of <u>14</u> 15 ress B ne left byte (A) ne right byte (B) byte pointer addresses first the right byte of sequential pointer leaves a memory with program skipping based on es the specific byte.
	One techni is as foll		olishing this in our program
			;Get the address ;of TABLE. ;Generate a byte ;pointer.
	ATABL: TA	BLE-1	;Minus 1 for auto- ;indexing before ;use.
	TABLE: 0		;The table starts ;here.

4-55

i .

The purpose of the INC is to compensate for the fact that ATABL is initialized to TABLE-1 for auto-indexing purposes. The purpose of the L (shift Left) is to multiply by two. The purpose of the Z (base value of Carry) is to ensure that a zero gets shifted into bit 15. As a result of all this,



In our program we keep track of how many characters were in the table by using a tally counter. Another method that is commonly used is to always end a table with a null (all bits zero) character. With this method, the output routine simply checks each character until it finds the null, and then terminates. After the table has been built, the output routine might look something like the following.

Main	Program
------	---------

	•		
	•		
	LDA	1,ATABL	;Get the address of ;TABLE.
	INCZL	2,2	;Generate a byte ;pointer.
	JSR	PRINT	Go print the table.
	•		
	•		
ATABL: TABLE	TABLE-1 0		
	0		
	•		
	•		

Subroutine Print

PRINT	STA	3,SAC3	;Save the return ;address.
	MOVZR	2,3	Address to bits
	110 V 2 II	-,5	;1-15, byte pointer
			to Carry.
	LDA	0,0,3	Get first two
		-,-,5	;characters.
	MOV	0,0,SNC	
	MOVS	0,0	; Carry = 0 , move
		- , -	; high to low.
	LDA	3,MASK	
	AND	3,0	Mask out bits 0-8.
	JSR	PĊHAR	Go print the char-
			acter.
	MOV	0,0,SNR	Was character a
			null?
	JMP	@SAC3	Yes, return to
		-	;main program.
	INC	2,2	No, advance char-
			acter pointer.
	JMP	PRINT+1	Go get more char-
			acters.
SAC3:	0		Save return address
			;here.
MASK:	177		Mask to save bits
			;9-15.

The PCHAR routine is the same one that we used back on page 4-23. The purpose of the AND 3,0 instruction is to ensure that there are zeroes in the high byte when the MOV 0,0,SNR instruction checks for the null byte. The purpose of the MOV 0,0,SNC is to check the state of carry based on the previous MOVZR 2,3, which in turn compensates for the INCZL 2,2 that we did back in the main program. Notice that the combination of INC 2,2 and the MOVZR 2,3 will retain the same address for two go'rounds, but will alternate the state of carry to first print the high byte, then the low.

Ninety-nine percent of the software applications requesting keyboard input from the operator will echo the input back to the printer so that the operator will have "proof" of what key was stuck. One application where the input is not echoed would be "signed in" on a time-sharing system. So that unauthorized users cannot use your identification code, the system does not echo the code as you enter it. A slightly modified version of this is used in the program that follows.

<u>Problem:</u> Write a program that will input characters from the Teletype keyboard and pack them two characters per location in memory. If the character is a carriage return (CR), store a line feed (LF) along with it. Use the ESC character to signify end-of-input. Only after receiving the ESC character are the contents of the table to be echoed.

ALGORITHM

- 1. Initialize pointers for input and output.
- 2. Input a character and strip off parity.
- 3. If the character is an ESC, store a NULL character in the table, terminate the input and go to Step 6.
- 4. If the character is a CR, store it plus a LF in the table and go back to Step 2.
- 5. Pack all characters two per location.
- 6. Output the table.
- 7. Return to Step 1.







Figure 4.6 Flowchart










Figure 4.8 Flowchart (Cont.)

HMETIC LOGIC RUCTIONS	ATABL: START:	TABLE-1 LDA	O,ATABL	;Get address of ;Table.
tinued)	FIRST:	STA STA SUBO	0,20 0,21 1,1	;Initialize for ;Input and Output. ;Clear AC1 and
	SECND:	JSR LDA AND LDA SUB# JMP SUBC	GCHAR 2,C177 2,0 2,C33 0,2,SZR CR 0,0	;Carry. ;Get a CHARacter. ;Get the mask. ;Strip off parity. ;Get ASCII ESC. ;CHAR = ESC? ;No, try CR. ;Yes, NULL to ACO, ;retain carry.
		ADDS STA JMP	0,1 1,@20 OUT	;Pack the NULL. ;Store in table. ;Go to output
	C177:	177		;routine. ;Mask to strip off
	C33: C15: CR:	33 15 LDA SUB# JMP ADDCS	2,C15 0,2,SNR CRLF 0,1,SZC	;parity. ;ASCII ESC. ;ASCII CR. ;Get ASCII CR. ;CHAR = CR? ;Yes, process it. ;No, Is it 2nd ;Char?
		JMP	SECND	;No, go get 2nd ;char.
		STA	1,020	;Yes, store in ;table.
	C12: CRLF:	JMP 12 ADDCS JMP STA	FIRST 0,1,SZC LF 1,@20	Go get next char. ASCII LF Is it 2nd Char? No, add a LF. Yes, store in table.
	LF:	SUBO LDA ADDCS JMP	1,1 0,C12 0,1,SZC SECND	;Clear AC1 and ;Carry. ;Get ASCII LF. ;Is LF 2nd Char? ;No, go get 2nd
		STA	1,020	;Char. ;Yes, store in
	OUT:	JMP SUBO	FIRST 0,0	;table. ;Go get next Char. ;Clear ACO and ;Carry.

.

	LDA	0,021	;Get first char-
	MOV	0,0,SKP	,
SWAP:	MOVS	0,0	;first. ;Swap for 2nd char-
	LDA AND JMP	2,C177 0,2,SNR START	
	JSR MOVC JMP	PCHAR 0,0,SZC SWAP	;input. ;No, Print the byte. ;Was it 2nd byte. ;No, position 2nd
	JMP	OUT	;character. ;Yes, get more
GCHAR:	NIOS SKPDN JMP DIAC	TTI TTI 1 0,TTI	;characters. ;Start INPUT device. ;Character Ready? ;No, test again. ;Input Char., idle
	JMP	0,3	;device. ;Return to main
PCHAR:	SKPBZ JMP DOAS	TTO 1 0,TTO	;program. ;Device Busy? ;Yes, test again. ;No, Output Char
	JMP	0,3	;and Start device. ;Return to main ;program.
TABLE:	0		;TABle starts here.
	• END	START	;Program is load ;and go.

The preceding program communicates with the Teletype via programmed instructions; i.e., the program is dedicated to the device. Considering the instruction execution rate (approximately two microseconds per instruction) versus the speed of the Teletype (100 milliseconds per character), the program could have executed approximately 50,000 instructions while waiting for a single Teletype character. Rather inefficient use of CPU time wouldn't you say? In the following chapter, I/O Device Handling, we will discuss more efficient methods of communicating with I/O devices.

Included are some additional special mnemonic instructions as promised (see page 5-2).

4.3 ARITHMETIC AND LOGIC INSTRUCTION (Continued)	Before we leave the instruction set, we have an unfinished program to write. In our discussion of algorithms and flowcharts, we introduced the SORT routine; a routine for arranging random entries into ascending order. While there are many algorithms for sorting information (depending upon how many entries there are, and whether time is a consideration, et. al.), we have chosen a rather middle-of-the-road approach, suitable for tables of moderate length, in our algorithm and flowcharts (see pages 3-11 through 3-13). Here now is the coded solution to that problem.

			ORT ORT START SORT DONE TABL1 TABL1
	.ZREL		
SIZE:12 ATBL1: ATBL2: ASORT:	TABL1 O SORT		
START:	.NREL LDA	O,ATBL1	
	LDA	1,SIZE	;TABL1. ;Get size of ;TABL1.
	STA DSZ STA	0,20 20 1,XFER	;Set pointer to ;TABL1 minus one. ;Save size of
	ADD STA STA DSZ LDA STA	1,0 0,ATBL2 0,21 21 0,020 0,021	XFER count. Begin TABL2 at TABL1 plus size. Set pointer to TABL2 minus one. Transfer entry From TABL1 to
SORT:	DSZ JMP LDA NEG COM	XFER 3 0,SIZE 0,0 0,0	;TABL2. ;All transferred? ;No, go get next. ;Yes, initialize ;Pass-count and
REPT:	STA STA LDA	O,PASS O,KOUNT O,ATBL1	;Compare kount ;to ;size minus one. ;Initialize ;pointers
	STA DSZ STA DSZ	0,20 20 0,21 21	;back to the ;beginning of ;TABL2.
FIRST: NEXT:	LDA LDA SUB2#	0,020 1,020 1,0,SNC	;Get first entry. ;Get next entry. ;AC1 less than ;AC0?
	JMP	LESS	;No, ACO less ;than AC1.

(Continued)

4.3				
ARITHMETIC AND LOGIC	GRATR:	STA	1,021	;Yes, save AC1 in ;TABL2.
INSTRUCTIONS		JMP	BUMP	Go to bump kount.
(Continued)	LESS:	STA	0,021	Save ACO in TABL2.
·········		MOV	1,0	Move AC1 to ACO.
	BUMP:	DSZ	KOUNT	One less to com-
				pare.
		JMP	NEXT	Not done this pass.
		STA	0,021	;If done, ACO to
			·	TABL2.
		DSZ	PASS	Last pass?
		JMP	•+2	;No, adjust
				;pointers.
	DONE:	JMP	DONE	;Yes, done.
		LDA	O,PASS	;Set new kount.
		STA	O,KOUNT	;From old pass.
		JMP	REPT	;Go for next pass.
	PASS:	0		
	KOUNT:	0		
	XFER:	0		
	TABLE1:			
		14		
		27		
		12		
		53		
		35		
		42 11		
		62		
		02 20		
		.END	START	·Lood and go
		• END	SIARI	;Load and go.


CHAPTER 5

I/O DEVICE HANDLING

PROGRAM INTERRUPTS Although peripheral devices may be serviced by the processor on a dedicated basis, as previously discussed, this usually results in extremely inefficient use of processor time and/or temporary neglect of all other devices.

To overcome this, a device interrupt and servicing facility is available. This facility provides for enabling and disabling devices from requesting service, establishing 16 levels of priority interrupts, and servicing devices only when they request service.

In addition to the BUSY and DONE flip-flops, every device has an Interrupt Disable flip-flop and an Interrupt Request flip-flop arranged logically as follows:



5.1 PROGRAM INTERRUPTS (Continued) Within the processor is an interrupt system status flag (ION). When the flag is reset, indicating that the interrupt system is disabled, no device can interrupt the processor. When the flag is set and the interrupt system is on, selected devices may request service via an interrupt.

The interrupt system is enabled by the instruction INTEN (NIOS CPU) and disabled by the instruction INTDS (NIOC CPU). The status of the interrupt system can be monitored by the ION indicator on the front panel or by the instructions:

SKPBZ CPU	SKIP NEXT INSTRUCTION if interrupts are disabled.
SKPBN CPU	SKIP NEXT INSTRUCTION if

interrupts are enabled.

Thus, the following conditions must be met before a device can interrupt the processor.

- 1. The ION flag must be set. (Interrupts enabled.)
- The device's Interrupt Disable flip-flop must be reset. (Interrupts allowed from the device.)
- The device's DONE flip-flop must be set. (Device is ready for service.)

The commands for controlling the ION flag are:

INTEN Interrupt Enable (set ION flag)

INTDS Interrupt Disable (reset ION flag)

The command for controlling the individual Interrupt Disable flip-flops is:

MSKO AC ;MASK OUT

5.1 PROGRAM INTERRUPTS (Continued)	When a MSKO AC command is given, the Interrupt Disable flip-flop of every device is effectively connected to one of the 16 bit positions in accumulator AC. If the bit position contains a 1, all Interrupt Disable flip-flops connected to it are set, thus disabling those devices from requesting interrupts. If the bit position contains a 0, all Interrupt Disable flip- flops connected to it are reset, thus enabling those devices to request interrupts.			
	Because accumulator AC has 16 bit positions, there are 16 possible levels of interrupt priority.			
5.1.1 Example	A program is used for dedicated service as a controller for a lathe. However, it will permit <u>only</u> the Teletype keyboard input to request an interrupt. Enable the interrupt request facility for this device. (Assume the TTI Interrupt Disable flip-flop is connected to data line 14 on the I/O bus.)			

LDA 0,MASK MSK0 0 INTEN NIOS TTI MASK:177775 ;1/111/111/111/101 disables all devices but those connected to data line 14 on the I/O bus.

The preceding example has taken care of two of the four preliminary steps in programmed interrupts. To use the programmed interrupt feature, you must prepare for it by doing the following:

5.1.1 Example (Continued)

- Prepare location 0 to hold the return address while in an interrupt routine. This means if you have information in location 0 that you don't want to lose, save it somewhere else.
 - LDA 0,0 STA 0,SAVO
- 2. Store in location 1 the address of the interrupt handler routine. The reason for this and the previous step will be detailed as we step through the interrupt sequence.
- 3. Set ION flip-flop by executing the INTEN instruction. This allows the CPU to acknowledge the interrupt when it occurs.
- 4. Initiate an operation in the device.

Steps 3 and 4 are handled in the preceding example by the last two instructions shown.

INTEN ;INTerrupt ENable sets ION flip-flop.

NIOS TTI;Start the low-speed reader to assemble a character in the device's data buffer.

After these preliminary steps have been taken care of, the program continues executing instructions (approx. 50,000 in the case of TTI) while waiting for the interrupt. Every time the program references memory to fetch an instruction, an address, or an operand, it also queries all devices with, "Does anybody want service?" A device requesting service on an interrupt basis does so for one of two purposes; to inform the program that:

- a. "I have completed what you told me to do," or,
- b. "I was unable to complete what you told me me to do."

5.1.1 Example (Ccontinued) The latter is only possible from more sophisticated devices such as magnetic tape drives and magnetic disc drives and will be discussed later under the topic Data Channel. When the interrupt request comes in, the program will complete the instruction currently being executed; then, CPU, what's your job?

> "First, I will clear the ION flag, thereby disabling any further interrupts. This will allow the programmer to determine who is generating this interrupt and handle it accordingly without further interrupts."

"Secondly, I will take the current value in the program counter (PC) and save it in location zero. This will allow the programmer to return to the interrupted program after servicing this device."

"Lastly, I will execute a JMP @1 instruction, thereby transferring program control to what should be an interrupt handler routine."

That's it folks; the hardware has done its thing. The rest is up to you.

What are the types of things that your interrupt handler should do? Perhaps the first thing it should do is to determine who is generating this interrupt. The technique for doing so is partly a function of how many devices are connected to the I/O bus, and secondly the type of interrupt priority structure that you desire. One technique called "polling," will test each device's Done flag, looking for that device whose Done flag is set. This technique establishes the device you test first. The sequence on the following page illustrates this technique.

5.1.1	
Example	
(Continued)	

	0/ 1/ :	0 HNDLR	;hold r ;Locati ;addres;	on O prepared to eturn address. on 1 contains the s of the interrupt r routine.
HNDLR:	·	SKPDZ JMP	C P U P W R D N	;Highest priority is ;given to the ;Power-fail-Auto- ;Restart option. ;If the interrupt ;is from this option, ;control is trans- ;ferred to the PoWeR ;DowN routine.
		SKPDZ JMP	PTR PTRSV	;Next priority is ;high-speed Paper ;Tape Reader. ;Xfer to PTR service ;routine.
		SKPDZ JMP JMP	TTI TTISV ERROR	; Fourine. ; If all devices have ; been tested and ; none of them respond, ; we should be pre- ; pared to handle ; this situation ; (false interrupt).

Depending upon how sophisticated you want to be, the ERROR routine might:

- a. Simply HALT the program;
 b. Type a suitable message to the operator: ERROR: FALSE INTERRUPT and then HALT; or,
- c. Attempt to investigate and correct the situation and ultimately return to the program from whence it came. The polling technique is satisfactory for a system with relatively few devices.

5-6

.


The second and third techniques generally work together. The second technique, called "broadcasting," asks the interrupting device to identify itself by asserting its unique device code. This code is loaded into the specified accumulator and can be used as a displacement in a table of service routine addresses. The broadcasting technique is implemented by the special mnemonic instruction INTA AC. Since the power/fail-auto/restart option, although acting like an I/O device, is not assigned a device code, the broadcasting technique should be preceded by a check on the CPU Done flag.

HNDLR:	SKPDZ	CPU	;Check power failure ;first.
	JMP	PWRDN	;If yes, go to PoWeR ;DowN routine.
	INTA	0	;Code of interrupting ;device goes to ACO.
	LDA	2,JTAB	;Get start address ;of Jump TABle.
	ADD	0,2	;Add device code as ;a displacement
	JMP	0,2	;Jump to the inter- ;rupting device's ;service routine.
JTAB:	ERROR		;Displacement of ;zero means code ;was zero.
	•		,was 2010.
	•		
JTAB+10	TTISV		;Displacement of ten ;indicates inter- ;rupting device was
			;Teletype input (key-
JTAB+11	TTOSV		;board or reader). ;Device code 11 is ;Teletype output ;(printer/punch).
	•		, (prinder, panen).
	•		
JTAB+30	ERROR		;No device currently ;assigned code 30.

5-7

NOTE: The labels JTAB+nn are for demonstration only. The assembler would reject any label containing an arithmetic operator.

The broadcasting technique, also referred to as "who are you," establishes device priority on the basis of electrical proximity; devices closest to the CPU have a higher priority. All devices are connected serially by a hand-holding scheme called a daisy-chain. When a device requests an interrupt, it does so by



raising its hand, thereby breaking the chain. If two devices request simultaneously, the closest device to the CPU is serviced first, since the second device never receives the "who are you" signal.

After the device has been identified by either the polling or the "who are you" technique, and before the interrupt system is turned on again by the INTEN instruction, you might want to employ the third technique of priority structure; priority on the basis of who you will allow to request interrupt service. This is done with the MSKO AC instruction. Our sample program (page 5-3) did this before the interrupt system was turned on.

Similar to the jump table that was used with the INTA AC instruction, so too the interrupting device's code can be used as a displacement into a table of mask words. Basically the question being answered is, "If the interrupt is from device X, then, while servicing device X, what other devices do I want to acknowledge?" As previously pointed out, a zero in the mask bit enables the device; a one disables it. (See example, page 5-3.)

Between the interrupt handler routine and the individual device's service routine we have thus far determined who is generating this interrupt and, on that basis, who we will allow to generate further interrupts. Since we are going to allow further interrupts while servicing this one, it becomes extremely important to save the content of location zero. This and other housekeeping chores may include any combination or all of the following:

- Save all or some combination of the accumulators. If you are always going to save all of them, it could be a function of the handler routine. Or, based on the complexity of the device's service routine, some combination of accumulators might be saved.
- 2. Save the state of carry. If the program you are coming from relies on carry for branching decisions, then the original state of carry must be returned to that program. Saving carry can be done in conjunction with saving the 15-bit return address now in location 0.

3. Save location 0. Location 0 could contain the return address to the main program or to a previous level of interrupt. After the accumulators have been saved, the return address and carry may be saved in one location by the following instruction sequence:

LDA	0,0	;Get the return
MOVL	0,0	;address. ;Shift Carry into ;bit 15.
STA	0,SAVE	
	0 re	14 15 t. address C

- 4. Save the current mask. Since each level of interrupt and the main program has its own priority mask, this information should be saved before proceeding to another level.
- 5. Save the stack pointer. A stack is just another table set aside in memory where information is generally accessed on a last-in-first-out (LIFO) basis. The stack pointer usually points to the first available location on the stack. The stack technique is used in the accompanying program to do the saving mentioned above.

After saving all the necessary parameters, and before actually servicing the device, the interrupt system is again enabled with an INTEN instruction.

The actual servicing of the device generally consists of a check on the device's status register (if applicable) to determine the reason for the interrupt. If Error is set, the device is telling you, "I was unable to complete what you told me to do." If in processing this interrupt, the interrupting device has not been masked out (MSKO), then the device's Done flag must be cleared <u>prior</u> to enabling the interrupt system.

After servicing the device, and before restoring all of the information that was saved, the interrupt system should be disabled with an INTDS instruction so that the restoration can take place without possible loss of data. From the time the interrupt system is enabled (INTEN), the CPU guarantees you the execution of one instruction before it will acknowledge another interrupt. This one instruction is generally the JMP that returns you to the previous level of program.

The following program incorporates the techniques just discussed. It does not, however, carry the program to the individual device service routine level; rather, it shows the possible handling of false interrupts.

SAMPLE INTERRUPT HANDLER ROUTINE

;LAYOUT OF STACK ENTRY

000000 000001 000002 000003 000004 000005 000005	SACO=1 SAC1=2 SAC2=3 SCRY=4 SRTN=5	SAVE I SAVE I SAVE I SAVE I SAVE I	FOR AC3 FOR ACO FOR AC1 FOR AC2 FOR CARRY FOR RETURN ADDRES FOR CURRENT MASK	S (WORDO)
000001 00001 000400		.LOC ISR	1	
000400 00400 056464 00402 041401 00402 041401 00403 045402 00404 051403 00405 102560 00406 041404 00405 102560 00406 041404 00407 020000 00410 041405 00411 020456 00412 041406 00413 030455 00414 157000 00415 054447 00416 061477 00417 030446 00420 113000 00421 031000 00422 050445 00423 034443 00424 117000 00425 072177 00425 072177 00425 07407 00430 034434 00431 030437 00432 156400 00433 031406 0	ISR: ISR1:	.LOC STA LDA STA STA STA LDA STA LDA STA LDA STA LDA STA LDA ADD LDA STA LDA STA LDA STA LDA STA LDA STA LDA STA LDA STA LDA STA SUB LDA SUB LDA SUB	400 3,@ADSTK 3,ADSTK 0,SAC0,3 1,SAC1,3 2,SAC2,3 0,0 0,SCRY,3 0,0 0,SRTN,3 0,CMASK 0,SMSK,3 2,SIZE 2,3 3,ADSTK 0,2 2,0,2 2,CMASK 3,AJTAB 0,3 2,CPU @0,3 3,ADSTK 2,SIZE 2,3 2,SMSK,3 2,SMSK,3 2	;LOAD IN SECOND PAGE ;NO-SAVE AC3 IN STACK ;AC3 ADDRESS OF STACK ;SAVE ACCUMULATORS ;SAVE CARRY ;SAVE RETURN ADDRESS ;SAVE CURRENT MASK ;PUSH STACK ;AC0=DEVICE CODE ;AC2=ADDR-1 OF MASK ;TAB ;AC2=ADDRESS OF MASK ;AC3=ADDR-1 OF JUMP TAB ;AC3=ADDR-1 OF JUMP TAB ;AC3=ADDR OF ADDR WORD ;MSKO AND TURN ON INT ;EXIT TO ROUTINE ;DISABLE INTERRUPTS ;POP STACK ;AC2=OLD MASK ;ISSUE OLD MASK

00435 00436 00437 00440 00441 00442 00443 00444 00445 00444 00445 00446 00447 00450	061477 101004 000760 054424 050426 021405 040000 021404 101220 021401 025402 031403	INTA MOV JMP STA LDA STA LDA MOVZR LDA LDA LDA	0 0,0,SZR ISR1 3,ADSTK 2,CMASK 0,SRTN,3 0,0 0,SCRY,3 0,0 0,SAC0,3 1,SAC1,3 2,SAC2,3	;GET DEVICE CODE ;SKIP IF NO INTS ;PROCESS PENDING INT ;UPDATE POINTER ;UPDATE MASK ;RESTORE RETURN ADDRESS ;RESTORE CARRY ;RESTORE ACO THRU AC2
00450 00451 00452 00453	031403 036413 060177 002000	LDA LDA INTEN JMP	2,SAC2,3 3,@ADSTK @0	;RESTORE AC3 ;ENABLE INTERRUPTS ;RETURN TO ROUTINE

;ROUTINE TO IGNORE INTERRUPTS.

00454	024405	IGNOR	LDA	1,CLEAR	;LOAD NIOC COMMAND
00455	123000		ADD	1,0	;ADD IN DEVICE CODE
00456	040401		STA	0,.+1	STORE IN NEXT
00457	000000		0		;EXECUTE NIOC COMMAND
00460	001400		JMP	0,3	;RETURN TO ROUTINE
00461	060200	CLEAR:	NIOC	0	

;ERROR HALTS.

00462	063077	ERROR:	HALT		
00463	000771		JMP	IGNOR	

4

;STORAGE AND ADDRESS CONSTANTS.

00464	000545	ADSTK:	STACK	;ADDRESS OF PUSHDOWN :STACK
00465 00466		AMTAB: AJTAB:		ADDR-1 OF MASK TABLE
00467		CMASK:		STORAGE FOR CURRENT
00470	000007	SIZE:	7	;MASK ;SIZE OF STACK ENTRY ;(7 WORDS)

;MASK TABLE.

00471 00472 00473 00474 00475 00476 00477 00500 00501 00502	177777 177777 177777 177777 177777 177777 177777 177777 177777 177777	MTAB:	ALL ALL ALL ALL ALL ALL ALL ALL ALL
--	--	-------	---

;JUMP TABLE.

000464 ERR=ERROR

00503	000464	JTAB:	ERR
00504	000464		ERR
00505	000464		ERR
00506	000464		ERR
00507	000464		ERR
00510	000464		ERR
00511	000464		ERR
00512	000464		ERR
00512	000464		ERR
00513	000464		ERR
00514	000464		ERR

;INITIALIZATION ROUTINE.

00515 00516	024420 044746	INIT:	LDA Sta	1,ASTK 1,ADSTK	;INITIALIZE POINTER
00517	126400		SUB	1,1	ZERO CURRENT MASK
00520	044747		STA	1, CMASK	
00521	020415		LDA	O, ADERR	;ACO=A (ERROR ROUTINE)
00522	024415		LDA	1, MALL	AC1=FULL MASK
00523	030415		LDA	2,M12	AC2=10
00524	034741		LDA	3, AMTAB	;MEM(20)=A(MTAB)-1
00525	054020		STA	3,20	
00526	034740		LDA	3,AJTAB	;MEM(21)=A(JTAB)-1
00527	054021		STA	3,21	-
00530	042021	INIT1:	STA	0,021	;ENTER IN JTAB
00531	046020		STA	1,020	ENTER IN MTAB
00532	151404		INC	2,2,SZR	LOOP 10 TIMES
00533	000775		JMP	IŇIŤ1	·
00534	063077		HALT		

;MASK TO DISABLE ALL ;INTERRUPTS.

.

5**-1**4

00535 00536 00536 00540	000545 000464 177777 177766	ADERR: MALL:	STACK ERROR ALL -12	;ADDRESS OF STACK ;ADDRESS OF ERROR ROUTINE ;MASK TO ENABLE ALL INTS ;MINUS 10
	000043	STACK:	.BLK	5*7

.END

•

As a logical extension of the topic interrupts, something should be said about the power monitor-auto restart option.

۸.

5.2 POWER MONITOR AND AUTO-RESTART

The optional power monitor warns a program when power is failing by setting the Power Failure flag. If a system contains this option, the monitor will appear as any other I/O device to the interrupt system, except that it does not respond to an INTA command and must be serviced by:

SKPDN		CPU
SKPDZ	or	CPU

The first function of the interrupt service routine should be to test this Power Failure flag. If this is the interrupting device, the program has 1 to 2 milliseconds to save the contents of the accumulators, Carry, and the contents of location 0, to put a JMP to the desired restart address in location 0, and then to HALT.

With the power switch in the LOCK position, when POWER UP occurs, the instruction in location 0 will be executed.

Additional Suggestions:


- If the system is of any size it probably has a Real Time Clock. * PWRDN should record time of failure and PWRUP should print "Power Failed at HH:MM:SS."
- A location in core should keep track of active I/O devices. PWRUP could then print "The following devices were active:"
- 3. PWRUP should clear all device flags before enabling interrupts. This could be one instruction: DICS 0,CPU = IORST INTEN.
- * PWRDN power down PWRUP - power up

5.3 DATA CHANNEL

The final aspect of I/O device handling allows fast devices direct access to memory (DMA) for high speed data transfers. The term we use for DMA is Data Channel.

As an example of a data channel device, let's look at the fixed-head disc. The mnemonic for fixed-head disc is DSK, the device code is 20, and the priority mask bit is 9. As a data channel device, the DSK is given the memory address involved in the transfer, and the disc address involved in the transfer, and told in which direction the transfer is to take place. The direction is specified as a read (transfer from disc to memory) or a write (transfer from memory to disc). To understand the concept of disc address, we need to know something about how data is stored on the disc.

The disc surface is divided into eight pie-shaped wedges called sectors. Each sector is divided into bands, called tracks, which start toward the outside edge and work toward the center. The tracks are concentric bands as opposed to a phonograph record, which has a single groove that spirals toward the center. On each track within each sector, there are 256 16-bit words recorded serially.



128 tracks

Additionally, one disc controller can handle up to eight disc drives. So, in providing the controller with a disc address, you must specify which disc unit, which track, and which sector. This may be accomplished with the DOA AC,DSK instruction where the content of the specified accumulator provides the following information:

			1 (of	8		•	1 (of	128	3		1	of 8	В
	not use	t ed		di:	sc			1	tra	ack			S	ecto	or
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

The second requirement, providing the disc with the first memory address involved in the transfer, is accomplished with a DOB AC,DSK instruction. In this case, the specified accumulator should contain a zero in bit 0. (A one in bit 0 places the controller in diagnostic mode.)

The third factor, specifying a read or write, is done with the $\rm I/O~S$ and P pulses.

Example:	NIOS	DSK	;initiate a read operation.
or	NIOP	DSK	;initiate a write operation.

Just for the sake of explanation, let us assume the disc has been initiated to do a read operation. After the controller finds the proper unit, track, and sector, the first 16-bit word begins serially shifting into the data buffer register. When the word is fully assembled, it does a parallel transfer into the output data buffer register.

Coinciding with this parallel transfer, the controller raises its data channel request (DCHR) flag. While this is taking place in the disc controller, the CPU continues to fetch and execute instructions. Just as it did for interrupt requests, every time the CPU references memory it also asks, "Does anybody want service?" If both an interrupt request and a data channel request (two different devices) occur simultaneously, the data channel request has a higher priority. If two data channel requests occur simultaneously, a daisy chain priority scheme, similar to the interrupt daisy chain, acknowledges the closest device first. When the CPU acknowledges the DCHR, the requesting device then passes to the CPU the memory address involved and also the direction in which the data transfer is to take place. This information is then followed by the actual data word. At the end of this single word DCH transfer, the disc controller increments its memory address buffer (B buffer) in preparation for the next single word transfer, and decrements its word count buffer (more on that later). Meanwhile, back at the data buffer, the second 16-bit word has been serially shifting in

5.3 DATA CHANNEL (Continued) 5.3 DATA CHANNEL (Continued)


behind the first. If this second word is ready to do its parallel transfer to the output buffer before the first word is transferred to memory, there is going to be a loss of data as the second word overwrites the first. This is called a "data late" error. On some CPUs, this can be the result of too long an indirect addressing chain. On these CPUs, you are advised to keep your indirect addressing chains short while data channel devices are active.

On the subject of word count (WC), some devices (such as magnetic tape) allow the programmer to specify the number of words to be transferred via data channel. The disc, however, will always transfer a fixed number of words: one sector, or 256 16-bit words. For each DCHR, one 16-bit word is transferred. In between requests from the disc (approx. 8 microseconds), other data channel devices may also be making requests and transferring data or, the CPU may be servicing an interrupt or just executing programs. When the device has completed its data transfers (WC = 0), it will set its DONE flag and generate an interrupt (if enabled). The device service routine should then check the status of the device to determine if the transfers took place properly. In the case of disc, this may be done with a DIA AC,DSK instruction.

NOTE: DOA AC,DSK loads the disc address buffer, but DIA AC,DSK reads the disc status buffer.

The information in the specified accumulator received from the status register is as follows:

5.3 DATA CHANNEL (Continued)



1	first buf- fer full	sec- ond buf- fer full		write error		no such disc		error
7	8	9	10	11	12	13	14	15

Bits 7 through 10 are for maintenance only and are not discussed further here. <u>Clear</u>, <u>Start</u> and <u>Pulse</u> clear all of these flags.

Bit Meaning

- 11 The program has specified Write and the selected track-sector is write-protected. The setting of this bit clears Busy and sets Done, requesting an interrupt if Interrupt Disable is clear.
- 12 The data channel has failed to respond in time to a request for access (e.g., because of a long instruction or preemption of the channel by faster devices).
- 13 The disc selected by the program is not connected to the bus. The setting of this bit clears Busy and sets Done, requesting an interrupt if Interrupt Disable is clear.

.

5-21

5.3 DATA CHANNEL (Continued)

.

Bit

14 In Read, the cyclic check word read from the disc differed from that computed by the control for the data in the block.

15 Bit 11, 12, 13, or 14 is 1.

Additional information about programming the disc or other I/O devices may be found in another Data General document entitled "Programmers Reference Manual for Peripherals" (DG publication #015-000021).

APPENDIX A

SAMPLE PROGRAMS

The following programs illustrate some of the features described in this document. You should examine them for their operational merit, but also feel free to modify them for your own personal applications. All of the programs are written as independent subroutines with page 0 linkages.

Page	Title
2 3 4 7 9	GCHAR PCHAR PRINT BNOCT BNDEC

.

SAMPLE PROGRAMS (Continued)	;Routi ;Telet ;the p ;chara ;ACO.	ype. As arity bi cter is This ro	each cha t is stra placed ra utine is s followa	aracters from the character is read, stripped off and the d right-justified in is called through its lows:		
	AGCHR:	GCHAR		;Page O link to GCHAR.		
	GCHAR:	STA	3,RET	;Save the return ;address.		
		NIOS	TTI	Start the Teletype.		
		SKPDN	TTI	;Character ready?		
		JMP	1	No, test again.		
		DIAC	0 , TTI	Get Char. and idle		
		LDA	3,MSK	Get the mask.		
		AND	3.0	Keep right 7 bits.		
		JMP	e. +1	Return to calling		
				;program.		
	RET:	0		;Return address held ;here.		
	MSK:	177		Mask for right 7 bits.		

•

.

A-2

MPLE OGRAMS ontinued)	;Teletyr ;carriag ;automat ;(LF).	e to prir be. If a ge returr tically g The prog	charact (CR), t enerates ram is c follows:	ters on the er is a he program a line feed alled through its ;Page O link to ;PCHAR.
	PCHAR:	STA	3,RET	;Save the return
		JSR	OUT	;address. ;Print the char-
				;acter.
		LDA	3,CR	;Get ASCII CR.
		SUB#	0,3,SZR	;Char = CR?
		JMP	@RET	;No, return to
				;calling program.
		LDA	0,LF	;Yes, get ASCII ;LF.
		JSR	OUT	Print a LF.
		LDA	O,CR	Restore the CR.
		JMP	ØRET	Return to calling
				:program.
	OUT:	SKPBZ	TTO	;Device busy?
		JMP	1	Yes, test again.
		DOAS	0,TTO	No, output char.
			,	and start TTO.
		JMP	0,3	Return to PCHAR
			10	;routine.
	RET:	0		Return address
	-			to calling
				;routine.
	CR:	15		ASCII carriage
				;return.
	LF:	12		ASCII line feed.
				•

SAM PRC (Co

SAMPLE PROGRAMS ;Title: PRINT ;The following routine may be used to (Continued) ;output text messages packed left to ;right using Assembler pseudo-ops. ;Example: .TXTM 1 ; MSG:.TXT/MESSAGE/ ;Messages packed by .TXT automatically ;end with a NULL byte. When "PRINT" ;detects the NULL, it substitutes a ;carriage return (CR). When "PCHAR" ;receives the CR, it automatically ;executes a carriage return (CR) and ;line feed (LF). To prevent this ;automatic CR LF, the message should end ;with the BELL character as follows: .TXTM 1 ; ; MSG:.TXT/MESSAGE <7>/ ;This routine begins by saving the state ; of the machine (accumulators and Carry) ; before calling PCHAR to output the ;message. At the completion of the ;message, the original state is restored. ;This program is called through its page ;0 link as follows: JSR **@APRNT** : MSG*2 MORE PROGRAM ;The word following the call (MSG*2) is ;a trailing argument byte-pointer to ;the message to be printed.

SAMPLE PROGRAMS (Continued)

.

;Title: PRINT

APRNT: PRINT

PRINT:	STA STA STA INCL	0,SACO 1,SAC1 2,SAC2 3,2	;Save ACO ;Save AC1 ;Save AC2 ;Combine return ;address with ;Carry.
MORE:	STA LDA LDA MOVZR	2,PC.CRY 1,BELL 2,0,3 2,3	;Save both. ;Get ASCII BELL. ;Get MSG address. ;Adrs ÷ 2, Byte ;Pointer to ;Carry.
	LDA	0,0,3	;Get first two
	MOV MOVS	0,0,SNC 0,0	;char. ;Which Byte? ;C=O, high byte ;first.
	LDA	3,MSK	;Get low-byte
	AND	3,0	;mask. ;Mask for bits ;9-15.
	JSR	@APCHR	;Go print char- ;acter.
	SUB#	0,1,SNR	;Char=BELL?
	JMP MOV	DONE 0,0,SNR	;Yes, done. ;Char=NULL?
	JMP	•+3	;Yes, substitute ;a CR.
	INC	2,2	No, bump byte
	JMP	MORE	;pointer. ;Go get more ;message.
	LDA JSR	O,CR @APCHR	;Get ASCII CR. ;Print CR and LF.

SAMPLE				
PROGRAMS (Continued)	DONE:	LDA	3,PC.CRY	;Get combined
(concrined)		MOU 7D	2 2	;PC and Carry.
		MOVZR	3,3	;Restore Carry.
		LDA	2,SAC2	;Restore AC2.
		LDA	1,SAC1	;Restore AC1.
		LDA	0,SACO	Restore ACO.
		JMP	0,3	Return to
			, -	calling program.
	SACO:	0		, , , , , , , , , , , , , , , , , , ,
	SAC1:	õ		, Temporary stor-
	5	0		
	SAC2:	0		;age for ACs.
		0		
	PC.CRY	0		;Combined return
				;address and
				;Carry.
	BELL:	7		;ASCII BELL.
	MSK:	177		Mask to save
				bits 9-15.
	CR:	15		ASCII carriage
		· •		;return.
				91 C UUI II e

SAMPLE PROGRAMS (Continued)	;The ro ;intege ;for ou ;verted ;routin ;of the	to octa utine co r to an tput. T is assu e calls octal d	nverts a ASCII Cha he intege med to be "PCHAR:" igits. 1	ion routine. 16-bit binary racter String r to be con- in AC1. This for the printing This routine is 0 link as follows:
	ABOCT:B	NOCT		;Page O link to ;BNOCT
	BNOCT:	STA STA MOVL	0,SACO 2,SAC2 3,3	;Save ACO ;Save AC2 ;Combine return ;address with ;Carry.
		STA SUBZR	3,PC.CRY 2,2	;Save both. ;Set AC2=100000, ;octal constant.
	LOOP:	LDA	0,C60	Set ACO=ASCII
		SUBO	2,1,SNC	;zero. ;Subtract octal ;constant from ;integer.
		INC	0,0,SKP	;No underflow, ;inc ASCII Char.
		ADD	2 ,1, SKP	;If underflow, ;add back.
		JMP	• - 3	;No underflow, ;try subtract ;again.
		JSR MOVZR	@APCHR 2,2	;Print the digit. ;Generate next ;octal constant.
		MOVZR MOVZR	2,2 2,2,SZR	; ;Last digit con-
		JMP LDA	LOOP 3,PC.CRY	;verted? ;No, continue. ;Get return ;address and ;Carry.
		MOVZR LDA LDA	3,3 2,SAC2 0,SAC0	;Restore both. ;Restore AC2. ;Restore AC0.

A-7

SAMPLE PROGRAMS (Continued)	SACO: SAC2: PC.CRY: C60:	J M P 0 0 0 60	0,3	;Return to calling ;routine. ;Temporary stor- ;age for accumu- ;lators, return ;address and ;Carry.
				ASCII ZERO.

•

SAMPLE PROGRAMS (Continued)

;Title: BNDEC ;Binary to decimal conversion routine. ;This routine converts a 16-bit binary ; integer to an ASCII character string ;for output. The integer to be con-;verted is assumed to be in AC1. This ;routine calls "PCHAR" for the printing ;of the decimal digit in ACO. This ;routine is called through its page 0 link ;as follows: LDA 1,DIGIT : JSR **@**ÅBDEC ABDEC: BNDEC ;Page 0 link to BNDEC BNDEC: STA 0,SACO ;Save ACO STA 2,SAC2 ;Save AC2 MOVL 3,3 ;Combine return ;address with ;Carry. STA 3, PC.CRY; Save both. ;Set up LDA LDA 3,INST ;command STA 3,.+1 ;with decimal ;constant. LOOP: 0 ;AC2=Power of Ten. ;ACO=ASCII ZERO. LDA 0,C60 SUBO 2,1,SNC ;Subtract decimal ; constant from ;integer INC 0,0,SKP ;No underflow, ;inc ASCII char. 2,1,SKP ;If underflow, ADD ;add back. JMP ;No underflow, try .-3 ;subtract again. @APCHR JSR ;Print the digit. LOOP ; Inc LDA command. 2,2,SNC ;Last digit con-ISZ MOVR ;verted? LOOP ;No, continue 3,PC.CRY;Get return and JMP LOOP LDA ;Carry. MOVZR 3,3 ;Restore both. ;Restore AC2 LDA 2,SAC2 0,SACO 0,3 ;Restore ACO LDA Return to calling JMP ;routine.

A-9

SAMPLE PROGRAMS (Continued)		.RDX	10	;The information ;which follows ;is decimal.
	TENS:	10000		Decimal 10000 = 0ctal 23420.
		10000		; Octal 23420. ;Decimal 1000 = ; Octal 1750.
		100		;Decimal 100 = ; Octal 144
		10		;Decimal 10 =
		1		; Octal 12. ;Decimal 1 = Octal ; 1.
		.RDX	8	Return to octal
	INST:	LDA	2,.+17	;input mode. ;This instr, gets ;executed from :LOOP.
	C60:	60		ASCII ZERO.
	SACO: SAC2: PC.CRY:	0 0 0		;Temporary storage ;for accumulators, ;return address ;and Carry.

ì

.

A-10

.

APPENDIX B

PROGRAMMING TRICKS

1. Clear AC and Carry.

SUBO AC,AC

2. Clear AC and preserve Carry.

SUBC AC,AC

3. Generate the indicated constants.

SUBZL	AC,AC	;generate +1
ADC	AC, AC	;generate -1
ADCZL	AC, AC	;generate -2

4. Inclusive OR the content of two accumulators.

COM	0,0
AND	0,1
ADC	0,1

5. Exclusive OR the content of two accumulators.

MON	1,2
ANDZL	0,2
ADD	0,1
SUB	2,1

6. Let ACX by any accumulator whose contents are zero.

INCZL INCOL INCS	ACX,ACX ACX,ACX ACX,ACX	;generate +2 ;generate +3 ;generate +400 8
------------------------	-------------------------------	---

PROGRAMMING TRICKS 7. Without using a constant from memory: (Continued) a. Subtract 1 from an accumulator. SNEG AC,AC AC,AC (COM b. Add +3 to an AC. $\begin{cases} \texttt{INCR}\\ \texttt{INCL} \end{cases}$ AC,AC AC,AC c. Complement bit 0 in AC. ADDOR AC, AC 8. Check if both bytes in an accumulator are equal. MOVS ACS, ACD SUB ACS, ACD, SZR JMP --- ;not equal -------;equal 9. Check if two accumulators are both zero. ACS, ACS, SNR ACS, ACD, SZR MOV MOV JMP ____ ;not both zero ;both zero --------. (This technique does not destroy either accumulator, nor does it alter Carry.)

PROGRAMMING TRICKS (Continued)	10.	Check an ASCII character to make sure it is a decimal digit. The character is in ACS and is not destroyed by the test. Accumulators ACX and ACY are destroyed.			
		LDA	ACX,C60	;ACX=ASCII	
		LDA	ACY, C71	;zero ;ACY=ASCII	
		ADCZ#	ACY, ACS, SNC	;nine ;skips if ;(ACS)> 9	
		ADCZ#	ACX,ACX,SZC	; (ACS)> 0	
		J M P		;not digit ;digit	
		C60 C71	60 71	;ASCII zero	
				;ASCII nine	
	11.	Test an ac	cumulator for zer	ro.	
		MO V J M P	AC,AC,SZR	;not zero	
				;zero	
	12.	Test an ac	cumulator for -1	•	
		COM#	AC,AC,SZR		
		J M P		;not -1 ;-1	
	13.	Test an ac	cumulator for 2 (or greater.	
		MOVZR# JMP ━━━	AC,AC,SNR 	;less than 2 ;2 or greater	
	14.	Assume it 0,1,2, or	is known that AC 3. Find out whic	contains ch one.	
		MOVZR# JMP MOV JMP MOVZR# JMP	AC,AC,SEZ THREE AC,AC,SNR ZERO AC,AC,SZR TWO	;was 3 ;was 0 ;was 2	
				;was 1	

15.	Multiply	an AC by the	indicated value.	
	MOV	ACX,ACX	;multiply by 1	
	MOVZL	ACX, ACX	;multiply by 2	
	MOVZL ADD	ACX,ACY ACY,ACX	;multiply by 3	
	ADDZL	ACX,ACX	;multiply by 4	
	MOV ADDZL ADD	ACX,ACY ACX,ACX ACY,ACX	;multiply by 5	
	MOVZL ADDZL	ACX,ACY ACY,ACX	;multiply by 6	
	MOVZL ADDZL	ACX,ACY ACY,ACY	;multiply by 7	
	SUB	ACX, ACY	;in ACY	
	ADDZL MOVZL	ACX,ACX ACX,ACX	;multiply by 8	
	MOVZL ADDZL ADD	ACX,ACY ACY,ACY ACY,ACX	;multiply by 9	
	MOV ADDZL ADDZL	ACX,ACY ACX,ACX ACY,ACX	;multiply by 10 10	
	MOVZL ADDZL MOVZL	ACX,ACY ACY,ACX ACX,ACX	multiply by 12; 10	
	MOVZL Addzl Addzl	ACX,ACY ACY,ACY ACY,ACX	multiply by 18; 10	

PROGRAMMING TRICKS (Continued)

APPENDIX C

INSTRUCTION MNEMONICS

,

NUMERIC LISTING

•

000000 0 00001 000002 000003 000004 000005 000006 000007 000010 002000 014000 014000 014000 060177 060200 060177 060200 060177 060200 060177 060500 060400 060177 060500 060400 060177 060500 060800 061100 061200 061100 061200 061100 061200 061300 061400 061477 061500 061400 061477 061500 061400 061477 061500 061400 061477 061500 061400 061477 061500 061400 061477 061500 061400 061477 061500 061400 061477 061500 061400 061477 061500 061400 061477 061500 061400 061477 061500 061400 061477 061500 061400 061400 061477 061500 061400 061477 061500 061400 061477 061500 061400 061477 061500 061400 061477 061500 061400 061400 061477 061500 061400 061400 061477 061500 061400 061400 061400 061400 061400 061477 061500 061400 061400 061400 061400 061400 061477 061500 061400 061400 061400 061400 061400 061477 061500 061400 061400 061477 061500 061400 061400 061400 061400 061400 061477 061500 061400 0000 00	JMP SKP SZC SNC SZR SEZ SBN	062400 062500 062607 062700 063000 063007 063100 063200 063200 063400 063500 063600 063700 073101 073301 100000 10010 10020 10030 10010 10050 10010 10010 10010 10010 10010 10010 10010 10010 10010 100120 100210 100200 100210 100220 100230	DIC DICS DICC IORST DICP DOC HALT DOCS DOCC DOCP SKPBN SKPBZ SKPDN SKPDZ DIV MUL @ COM COM# COMZ COMZ COMZ COMZ COMZ COMC COMZ COMCL COMCL COMCL COMCL COMCL COMCL COMCL COMC COMC	
062100 062200 062300				

NUMERIC 100300 COMS 101070 MOVC# LISTING 100310 COMS# 101100 MOVL MOVL# COMZS COMZS# (Continued) 100320 101110 100330 100340 101120 MOVZL COMOS 101130 MOVZL# 100350 101140 COMOS# MOVOL 100360 COMCS 101150 MOVOL # 100370 COMCS# 101160 MOVCL 100400 NEG 101170 MOVCL# 101200 101210 100410 NEG# MOVR 100420 NEGZ MOVR# 100430 NEGZ# 101220 MOVZR 100440 101230 101240 NEGO MOVZR# 100450 MOVOR NEGO# 100460 101250 MOVOR# NEGC 100470 NEGC# 101260 MOVCR 100500 NEGL# 101270 MOVCR# 100520 101300 MOVS NEGZL 100530 NEGZL# 101310 MOVS# 100540 NEGOL 101320 MOVZS 100550 MOVZS# NEGOL# 101330 100560 100570 100600 101340 NEGCL MOVOS 101350 101360 NEGCL# MOVOS# NEGR MOVCS 100610 101370 MOVCS# NEGR# 100620 NEGZR 101400 INC 100630 INC# NEGZR# 101410 101420 100640 NEGOR INCZ 101430 INCZ# 100650 NEGOR# 100660 NEGCR 101440 INCO 100670 101450 INCO# NEGCR# . 100700 101460 INCC NEGS 100710 NEGS# 101470 INCC# 101500 100720 NEGZS INCL 100730 NEGOS 101510 INCL# 100750 100760 100770 NEGOS# 101520 INCZL 101530 101540 101550 NEGCS INCZL# NEGCS# INCOLO 101000 MOV INCOL 101560 101010 MOV# INCCL 101020 MOVZ 101570 INCCL# 101030 101600 MOVZ# INCR

101040

101050

101060

MOVO

MOV0#

MOVC

101610

101620

101630

INCR#

INCRZR

INCZR#

C-2

NUMERIC	
LISTING	
(Continued)	

IC IG Inued)	101640 101650 101660 101700 101710 101720 101730 101740 101750 101760 102000 102010 102020 102030 102040 102050 102050 102060 102100 102100 102100 102120 102120 102120 102230 102240 102250 102260 102250 102260 102250 102250 102250 102250 102250 102260 102250 102250 102250 102250 102260 102250 102250 102250 102250 102250 102260 102250 102250 102260 102270 102300 102310 102320 102310 102350 102340 102350	INCOR INCOR INCS INCS INCS INCZS INCZS INCZS INCCS INCCS INCCS ADC ADC ADC ADCC ADCC ADCC ADCC ADCC	102460 102500 102500 102520 102530 102540 102550 102560 102600 102610 102620 102630 102640 102650 102660 102670 102710 102720 102730 102770 102750 102770 102750 102770 102750 102770 102750 102770 103000 103010 103020 103040 103050 103050 103060 103070 103110 103120 103140 103150 103160 103170 103220	SUBC SUBC# SUBL# SUBL# SUBOL# SUBOL# SUBOL# SUBCL# SUBCR SUBCR# SUBCR# SUBCR# SUBCR# SUBCR# SUBCR# SUBCS SUBCS# SUBCS SUBCS# SUBCS SUBCS# ADD ADDZ ADDC ADDC# ADDCL# ADDCL# ADDCL# ADDCR# ADDCR#
	102360	ADCCS	103170	ADDCL#
	102370	ADCCS#	103200	ADDR

NUMERIC	
LISTING	
(Continued)	

.

C-4

ALPHABETIC LISTING	ADC	102000	Add the complement of ACS to ACD; use Carry as base for carry bit.
	ADCC	102060	Add the complement of ACS to ACS; use complement of Carry as base for carry bit.
	ADCCL	102160	Add the complement of ACS to ACD; use complement of Carry as base for carry bit; rotate left.
	ADCCR	102260	Add the complement of ACS to ACD; use complement of Carry as base for carry bit; rotate right.
	ADCCS	102360	Add the complement of ACS to ACD; use complement of Carry as base for carry bit; swap halves of result.
	ADCL	102100	Add the complement of ACS to ACD; use Carry as base for carry bit; rotate left.
	ADCO	102040	Add the complement of ACS to ACD; use 1 as base for carry bit.
	ADCOL	102140	Add the complement of ACS to ADC; use 1 as base for carry bit; rotate left.
	ADCOR	102240	Add the complement of ACS to ACD; use 1 as base for carry bit; rotate right.
	ADCOS	102340	Add the complement of ACS to ACD; use 1 as base for carry bit; swap halves of result.
	ADCR	102200	Add the complement of ACS to ACD; use Carry as base for carry bit; rotate right.

ALPHABETIC LISTING (Continued)	ADCS	102300	Add the complement of ACS to ACD; use Carry as base for carry bit; swap halves of result.
	ADCZ	102020	Add the complement of ACS to ACD; use 0 as base for carry bit.
	ADCZL	102120	Add the complement of ACS to ACD; use 0 as base for carry bit; rotate left.
	AD CZ R	102220	Add the complement of ACS to ACD; use 0 as base for carry bit; rotate right.
	ADCZS	102320	Add the complement of ACS to ACD; use O as base for carry bit; swap halves of result.
	ADD	103000	Add ACS to ACD; use Carry as base for carry bit.
	ADDC	103060	Add ACS to ACD; use complement of Carry as base for carry bit.
	ADDCL	103160	Add ACS to ACD; use complement of Carry as base for carry bit; rotate left.
	ADDCR	103260	Add ACS to ACD; use complement of Carry as base for carry bit; rotate right.
	ADDCS	103360	Add ACS to ACD; use complement of Carry as base for carry bit; swap halves of result.

C-6

ALPHABETIC LISTING (Continued)	ADDL	103100	Add ACS to ACD; use Carry as base for carry bit; rotate left.
	ADDO	103040	Add ACS to ACD; use 1 as base for carry bit.
	ADDOL	103140	Add ACS to ACD; use 1 as base for carry bit; rotate left.
	ADDOR	103240	Add ACS to ACD; use 1 as base for carry bit; rotate right.
	ADDOS	103340	Add ACS to ACD; use 1 as base for carry bit; swap halves of result.
	ADDR	103200	Add ACS to ACD; use Carry as base for carry bit; rotate right.
	ADDS	103300	Add ACS to ACD; use Carry as base for carry bit; swap halves of result.
	ADDZ	103020	Add ACS to ACD; use O as base for carry bit.
	ADDZL	103120	Add ACS to ACD; use O as base for carry bit; rotate left.
	ADDZ R	103220	Add ACS to ACD; use O as base for carry bit; rotate right.
	ADDZS	103320	Add ACS to ACD; use O as base for carry bit; swap halves of result.
	AND	103400	And ACS with ACD; use Carry as carry bit.
	ANDC	103460	And ACS with ACD; use complement of Carry as carry bit.

ALPHABETIC LISTING (Continued)	ANDCL	103560	And ACS with ACD; use complement of Carry as carry bit; rotate left.
	ANDCR	103660	And ACS with ACD; use complement of Carry as carry bit; rotate right.
	ANDCS	103760	And ACS with ACD; use complement of Carry as carry bit; swap halves of result.
	ANDL	103500	And ACS with ACD; use Carry as carry bit; rotate left.
	ANDO	103440	And ACS with ACD; use 1 as carry bit.
	ANDOL	103540	And ACS with ACD; use 1 as carry bit; rotate left.
	ANDOR	103640	And ACS with ACD; use 1 as carry bit; rotate right.
	ANDOS	103740	And ACS with ACD; use 1 as carry bit; swap halves of result.
	ANDR	103600	And ACS with ACD; use Carry as carry bit; rotate right.
	ANDS	103770	And ACS with ACD; use Carry as carry bit; swap halves of result.
	ANDZ	103420	And ACS with ACD; use 0 as carry bit.
	ANDZL	103520	And ACS with ACD; use 0 as carry bit; rotate left.
	ANDZ R	103620	And ACS with ACD; use 0 as carry bit; rotate right.
	ANDZS	103720	And ACS with ACD; use 0 as carry bit; swap halves of result.

•

C-8

ALPHABETIC LISTING (Continued)	СОМ	100000	Place the complement of ACS in ACD; use Carry as carry bit.
	СОМС	100060	Place the complement of ACS in ACD; use complement of Carry as carry bit.
	COMCL	100160	Place the complement of ACS in ACD; use complement of Carry as carry bit; rotate bit.
	COMCR	100260	Place the complement of ACS in ACD; use complement of Carry as carry bit; rotate right.
	COMCR	100260	Place the complement of ACS in ACD; use complement of Carry as carry bit; rotate right.
·	COMCS	100360	Place the complement of ACS in ACD; use complement of Carry as carry bit; swap halves of result.
	COML	100100	Place the complement of ACS in ACD; use Carry as carry bit; rotate left.
	СОМО	100040	Place the complement of ACS in ACD; use 1 as carry bit.
	COMOL	100140	Place the complement of ACS in ACD; use 1 as carry bit; rotate left.
	COMOR	100240	Place the complement of ACS in ACD; use 1 as carry bit; rotate right.
	COMOS	100340	Place the complement of ACS in ACD; use 1 as carry bit; swap halves of result.

ALPHABETIC LISTING (Continued)	COMR	100200	Place the complement of ACS in ACD; use Carry as carry bit; rotate right.
	COMS	100300	Place the complement of ACS in ACD; use Carry as carry bit; swap halves of result.
	COMZ	100020	Place the complement of ACS in ACD; use 0 as carry bit.
	COMZL	100120	Place the complement of ACS in ACD; use 0 as carry bit; rotate left.
	COMZR	100220	Place the complement of ACS in ACD; use 0 as carry bit; rotate right.
	COMZS	100320	Place the complement of ACS in ACD; use 0 as carry bit; swap halves of result.
	DIA	060400	Data in, A buffer to AC.
	DIAC	060600	Data in, A buffer to AC; clear device.
	DIAP	060700	Data in, A buffer to AC; send special pulse to device.
	DIAS	060500	Data in, A buffer to AC; start device.
	DIB	061400	Data in, B buffer to AC.
	DIBC	061600	Data in, B buffer to AC; clear device.
	DIBP	061700	Data in, B buffer to AC; send special pulse to device.
	DIBS	061500	Data in, B buffer to AC; start device.

ALPHABETIC LISTING	DIC	062400	Data in, C buffer to AC.
(Continued)	DICC	062600	Data in, C buffer to AC; clear device.
	DICP	062700	Data in, C buffer to AC; send special pulse to device.
	DICS	062500	Data in, C buffer to Ac; start device.
	DIV	073101	If overflow, set Carry. Otherwise divide ACO-AC1 by AC2. Put quotient in AC1, remainder in ACO.
	DOA	061000	Data out, AC to A buffer.
	DOAC	061200	Data out, AC to A buffer; clear device.
·	DOAP	061300	Data out, AC to A buffer; send special pulse to device.
	DOAS	061100	Data out, AC to A buffer; start device.
	DOB	062000	Data out, AC to B buffer.
	DOBC	062200	Data out, AC to B buffer; clear device.
	DOBP	062300	Data out, AC to B buffer; send special pulse to device.
	DOBS	062100	Data out, AC to B buffer; start device.
	DOC	063000	Data out, AC to C buffer.
	DOCC	063200	Data out, AC to C buffer; clear device.
	DOCP	063300	Data out, AC to C buffer; send special pulse to device.

C-11

DOCS	063100	Data out, AC to C buffer; start device.
DSZ	014000	Decrement location E by 1 and skip if result is zero.
HALT	063077	Halt the processor (= DOC 0,CPU).
INC	101400	Place ACS + 1 in ACD; use Carry as base for carry bit.
INCC	10460	Place ACS + 1 in ACD; use complement of Carry as base for carry bit.
INCCL	101560	Place ACS + 1 in ACD; use complement of Carry as base for carry bit; rotate left.
INCCR	101660	Place ACS + 1 in ACD; use complement of Carry as base for carry bit; rotate right.
INCCS	101760	Place ACS + 1 in ACD; use complement of Carry as base for carry bit; swap halves of result.
INCL	101500	Place ACS + 1 in ACD; use Carry as base for carry bit; rotate left.
INCO	101440	Place ACS + 1 in ACD; use 1 as base for carry bit.
INCOL	101540	Place ACS + 1 in ACD; use 1 as base for carry bit; rotate left.
INCOR	101640	Place ACS + 1 in ACD; use 1 as base for carry bit; rotate right.
	DSZ HALT INC INCC INCCL INCCR INCCS INCL INCO INCOL	DSZ 014000 HALT 063077 INC 101400 INCC 10460 INCCL 101560 INCCS 101660 INCL 101760 INCL 101500 INCOL 101540

•

C**-**12

ALPHABETIC	INCOS	101740	Place ACS , 1 in ACD, was
LISTING (Continued)	INCOS	101740	Place ACS + 1 in ACD; use 1 as base for carry bit; swap halves of result.
	INCR	101600	Place ACS + 1 in ACD; use Carry as base for carry bit; rotate right.
	INCS	101700	Place ACS + 1 in ACD; use Carry as base for carry bit; swap halves of result.
	INCZ	101420	Place ACS + 1 in ACD; use O as base for carry bit.
	INCZL	101520	Place ACS + 1 in ACD; use O as base for carry bit; rotate left.
	INCZR	101620	Place ACS + 1 in ACD; use O as base for carry bit; rotate right.
	INCZS	101720	Place ACS + 1 in ACD; use O as base for carry bit; swap halves of result.
	INTA	061477	Acknowledge interrupt by loading code of nearest device that is requesting an interrupt into AC bits 10-15 (=DIB-,CPU).
	INTDS	060277	Disable interrupt by clearing interrupt On (= NIOC CPU).
	INTEN	060177	Enable interrupt by setting Interrupt On (=NIOS CPU).
	IORST	062677	Clear all I/O devices, clear Interrupt On, reset clock to line frequence (=DICC 0,CPU).
	ISZ	010000	Increment location E by 1 and skip if result is zero.

ALPHABETIC LISTING (Continued)	JMP	000000	Jump to location E (put E in PC).
	JSR	004000	Load PC + 1 in AC3 and subroutine at location E (put E in PC).
	LDA	020000	Load contents of location E into AC.
	MOV	101000	Move ACS to ACD; use Carry as carry bit.
	MOVC	101060	Move ACS to ACD; use complement of Carry as carry bit.
	MOVCL	101160	Move ACS to ACD; use complement of Carry as carry bit; rotate left.
	MOVCR	101260	Move ACS to ACD; use complement of Carry as carry bit; rotate right.
	MOVCS	101360	Move ACS to ACD; use complement of Carry as carry bit; swap halves of result.
	MOVL	101100	Move ACS to ACD; use Carry as carry bit; rotate left.
	MOVO	101040	Move ACS to ACD; use 1 as carry bit.
	MOVOL	101140	Move ACS to ACD; use 1 as carry bit; rotate left.
	MOVOR	101240	Move ACS to ACD; use 1 as carry bit; rotate right.
	MOVOS	101340	Move ACS to ACD; use 1 as carry bit; swap halves of result.
	MOVR	101200	Move ACS to ACD; use Carry as carry bit; rotate right.

C-14

ALPHABETIC LISTING (Continued)	MOVS	101300	Move ACS to ACD; use Carry as carry bit; swap halves of result.
	MOVZ	101020	Move ACS to ACD; use 0 as carry bit.
	MOVZL	101120	Move ACS to ACD; use 0 as carry bit; rotate left.
	MOVZR	101220	Move ACS to ACD; use 0 as carry bit; rotate right.
	MOVZS	101320	Move ACS to ACD; use 0 as carry bit; swap halves of result.
	MSKO	062077	Set up Interrupt Disable flags according to mask in AC (=DOB -,CPU).
	MUL	073301	Multiply AC1 by AC2, add product to ACO, put result in ACO-AC1.
	NEG	100400	Place negative of ACS in ACD; use Carry as base for carry bit.
	NEGC	100460	Place negative of ACS in ACD; use complement of Carry as base for carry bit.
	NEGCL	100560	Place negative of ACS in ACD; use complement of Carry as base for carry bit; rotate left.
	NEGCR	100660	Place negative of ACS in ACD; use complement of Carry as base for carry bit; rotate right.
	NEGCS	100760	Place negative of ACS in ACD; use complement of Carry as base for carry bit; swap halves of result.

ALPHABETIC LISTING (Continued)	NEGL	100500	Place negative of ACS in ACD; use Carry as base for carry bit; rotate left.
	NEGO	100440	Place negative of ACS in ACD; use 1 as base for carry bit.
	NEGOL	100540	Place negative of ACS in ACD; use 1 as base for carry bit; rotate left.
	NEGOR	100640	Place negative of ACS in ACD; use 1 as base for carry bit; rotate right.
	NEGOS	100740	Place negative of ACS in ACD; use 1 as base for carry bit; swap halves of result.
	NEGR	100600	Place negative of ACS in ACD; use Carry as carry bit; rotate right.
	NEGS	100700	Place negative of ACS in ACD; use Carry as carry bit; swap halves of result.
	NEGZ	100420	Place negative of ACS in ACD; use 0 as base for carry bit.
	NEGZL	100520	Place negative of ACS in ACD; use 0 as base for carry bit; rotate left.
	NEGZR	100620	Place negative of ACS in ACD; use 0 as base for carry bit; rotate right.
	NEGZS	100720	Place negative of ACS in ACD; use 0 as base for carry bit; swap halves of result.
	NIO	060000	No operation.
	NIOC	060200	Clear device.

·

ALPHABETIC LISTING	NIOP	060300	Send special pulse to device.
(Continued)	NIOS	060100	Start device.
	READS	060477	Read console data switches into AC (=DIA -,CPU).
	SBN 0	000007	Skip if both carry and result are nonzero (skip function in an arithmetic or logical instruction).
	SEZ	000006	Skip if either carry or result is zero (skip function in an arithmetic or logical instruction).
	SKP	000001	Skip (skip function in an arithmetic or logical instruction).
	SKPBN	063400	Skip if Busy is 1.
	SKPBZ	063500	Skip if Busy is 0.
:	SKPDN	063600	Skip if Done is 1.
	SKPDZ	063700	Skip if Done is 0.
	SNC	000003	Skip if carry bit is 1 (skip function in an arithmetic or logical instruction).
SNR	000005	Skip if result is nonzero (skip function in an arithmetic or logical instruction).	
	STA	040000	Store AC in location E.
	SUB	102400	Subtract ACS from ACD; use Carry as base for carry bit.
	SUBC	102460	Subtract ACS from ACD; use complement of Carry as base for carry bit.

C-17

ALPHABETIC LISTING (Continued)	SUBCL	102560	Subtract ACS from ACD; use complement of Carry as base for carry bit; rotate left.
	SUBCR	102660	Subtract ACS from ADC; use complement of Carry as base for carry bit; rotate right.
	SUBCS	102760	Subtract ACS from ACD; use complement of Carry as base for carry bit; swap halves of result.
	SUBL	102500	Subtract ACS from ACD; use Carry as base for carry bit; rotate left.
	SUBO	102440	Subtract ACS from ACD; use 1 as base for carry bit.
	SUBOL	102540	Subtract ACS from ACD; use 1 as base for carry bit; rotate left.
	SUBOR	102640	Subtract ACS from ACD; use 1 as base for carry bit; rotate right.
	SUBOS	102740	Subtract ACS from ACD; use 1 as base for carry bit; swap halves of result.
	SUBR	102600	Subtract ACS from ACD; use Carry as base for carry bit; rotate right.
	SUBS	102700	Subtract ACS from ACD; use Carry as base for carry bit; swap halves of result.
	SUBZ	102420	Subtract ACS from ACD; use O as base for carry bit.
	SUBZL	102520	Subtract ACS from ACD; use O as base for carry bit; rotate left.

ALPHABETIC LISTING (Continued)	SUBZR	102620	Subtract ACS from ACD; use O as base for carry bit; rotate right.
	SUBZS	102720	Subtract ACS from ACD; use O as base for carry bit; swap halves of result.
	SZC	000002	Skip if carry is O (skip function in an arithmetic or logical instruction).
	SZR	000004	Skip if result is zero (skip function in an arithmetic or logical instruction).
	0	002000	When this character appears in a memory reference instruction, the assembler places a 1 in bit 5 to produce indirect addressing.
	6	100000	When this character appears with a 15-bit address, the assembler places a 1 in bit O, making the address indirect.
·	#	000010	Appending this character to the mnemonic for an arithmetic or logical instruction places a 1 in bit 13 to prevent the processor from loading the 17-bit result in Carry and ACD. Thus the result of an instruction can be tested for a skip without affecting Carry or the accumulators.

APPENDIX D

IN-OUT CODES

The table on the next two pages lists the in-out devices, their octal codes, mnemonics, and DG option numbers. 800 series options are for the SUPERNOVA[®] * only, 8100 for the NOVA[®] * 1200, 8200 for the NOVA 800, and 4000 series options are for all machines or the NOVA only. Codes 40 and above are used in pairs (40-41, 42-43...) for receiver-transmitter sets in the high speed communications controller.

The table beginning on page D-4 lists the complete Teletype code. The lower-case character set (codes 140-176) is not available on the Model 33 or 35, but giving one of these codes causes the teletypewriter to print the corresponding upper-case character. Other differences between the 33-35 and the 37 are mentioned in the table. The definitions of the control codes are those given by ASCII. Most control codes, however, have no effect on the computer teletypewriter, and the definitions bear no necessary relation to the use of the codes in conjunction with the software.

*SUPERNOVA and NOVA are registered trademarks of Data General Corporation, Southboro, Massachusetts.

IN-OUT DEVICES

Octal Code	Mnemonic	Priority Mask Bit	Device	Option Number
01 02	MD V MA PO		Multiply-divide	А
02 03 04 05	MAPO MAP1 MAP2		Memory allocation and protection	8008
06	MCAT	12	Multiprocessor adapter transmitter	4038
07	MCAR	12	Multiprocessor adapter receiver	
10 11	TTI TTO	14 15	Teletype input Teletype output	4010
12	PTR	11	Papertape reader	4011
13	PTP	13	Papertape punch	4012
14	RTC	13	Real-time clock	4008
15	PLT	12	Incremental plotter	4017
16	CRD	10	Card reader	4016
17	LPT	12	Line printer	4018
20	DSK	9 8	Disc	4019
21	ADCV		A/D converter	4032 4033
22	MTA	10	Industry compatible magnetic tape	4033
23	DACV	-	D/A converter	4037
24 25 26 27	DCM .	0	Data communications multiplexer Other multiplexers and/ or control signal options	4026 ,
30 31 * 32 33 34 35 36 37	IBM1 IBM2	13	IBM 360 interface	4025
40 41 42		8 8	Receiver Transmitter	4015

A SUPERNOVA, 8007; NOVA 1200, 8107; NOVA 800, 8207; NOVA, 4031 * Code returned by INTA

•

IN-OUT DEVICES (Continued)

Octal Code	Mnemonic	Priority Mask Bit	Device	Option Number
43 44 45 46 47 50			Second Teletype input	4010
51 52			Second Teletype output Second papertape	4011
53 54 55 56 57			reader Second papertape punch	4012
60 61			Second disc	4019
62 63 64 65 66 67 70 71 *			Second magnetic tape	4030
72 73 74 75 76			Second IBM 360 interface	4025
77	CPU		Central processor Power monitor and auto restart	B C
* Code	returned by	INTA		

* Code returned by INTA B SUPERNOVA, 8001; NOVA 1200, 8101; NOVA 800, 8201; NOVA, 4001 C SUPERNOVA, 8006; NOVA 1200, 8106; NOVA 800, 8206; NOVA, 4006

TELETYPE CODE

Even Parity Bit	7-Bit Octal Code	Char- acter	Remarks
0	000	NUL	Null, tape feed. Repeats on Model 37. Control shift P on Model 33 and 35.
1	001	SOM	Start of heading; also SOM, start of message. Control A.
1	002	STX	Start of text; also FOA, end of address. Control B.
0	003	ETX	End of text; also FOM, end of message. Control C.
1	004	EOT	End of transmission (END); shuts off TWX machines. Control D.
0	005	ENQ	Enquiry (ENORY); also WRU "who are you?" Triggers identification. ("Here is ") at remote station if so equipped. Control E.
0	006.	ACK	Acknowledge; also RU, "Are you?" Control F.
1	007	BEL	Rings the bell. Control G.
1	010	BS	Backspace, also EEO, format effector. Backspaces some machines. Repeats on Model 37. Control II on Model 33 and 35.
0	011	HT	Horizontal tab. Control on Model 33 and 35.
0	012	LF	Line feed or line space (NRE LINE); advances paper to next line. Repeats on Model 37. Duplicated by control I on Model 33 and 35.

Even Parity Bit	7-Bit Octal Code	Char- acter	Remarks
1	013	VT	Vertical tab (VTAB). Control C on Model 33 and 35.
0	014	FF	Form feed to top of next page (PAGE). Control L.
1	015	CR	Carriage return to beginning of line. Control M on Model 33 and 35.
1	016	SO	Shift out; changes ribbon color to red. Control N.
0	017	SI	Shift in; changes ribbon color to black. Control O.
1	020	DLE	Data link escape. Control P (DCO).
0	021	DC1	Device control 1, turns transmitter (reader) on. Control Q (XON).
0	022	DC2	Device control 2, turns punch or auxiliary on. Control R (TAPE,AUX ON).
1	023	DC3	Device control 3, turns transmitter (reader) off. Control S (XOFF).
0	024	DC4	Device control 4, turns punch or auxiliary off. Control T (AUX OFF).
1	025	NAK	Negative acknowledge; also ERR, error. Control U.
1	026	SYN	Synchronous idle (SYNC). Control V.
0	027	ETB	End of transmission block; also MM, logical end of medium. Control W.
0	030	CAN	Cancel (CANCL). Control X.
1	031	EM	End of medium. Control Y.

Even Parity Bit	7-Bit Octal Code	Char- acter	Remarks
1	032	SUB	Substitute. Control Z.
0	033	ESC	Escape, prefix. This code is also generated by control shift K on Model 33 and 35.
1	034	ES	File separator. Control shift L on Model 33 and 35.
0	035	GS	Group separator. Control shift M and Model 33 and 35.
0	036	RS	Record separator. Control N on Model 33 and 35.
1	037	US	Unit separator. Control shift O on Model 33 and 35.
1	040	SP	Space.
0	041	1	
0	042	· "	
0	043	#	
0	044	\$	
1	045	%	
1	046	å	
0	047	1	Accent acute or apostrophe.
0	050	(
1	051)	
1	053	*	Repeats on Model 37.

TELETYP CODE (Contin						
Even Parity Bit	7-Bit Octal Code	Char- acter		Rei	narks	
0	053	+				
0	054	,				
0	055	-	Repeats	on	Model	37.
0	056	•	Repeats	on	Model	37.
1	057	/				
0	060	0				
1	061	1				
1	062	2				
0	063	3				
1	064	4				
0	065	5				
0	066	6				
1	067	7				
1	070	8				
0	071	9				
0	072	:				
1	073	;				
0	074	<				
1	075	=	Repeats	on	Model	37.
1	076	>				

077 ? 100 @ 101 A 102 B 103 C 104 D 105 E 106 F 107 G 110 H 111 I 112 J 113 K 114 L 115 M 116 N 117 O 120 P 121 Q 122 R 123 S	Even Parity Bit	7-Bit Octal Code	Char- acter		Remarks		
101 A 102 B 103 C 104 D 105 E 106 F 107 G 110 H 111 I 112 J 113 K 114 L 115 M 116 N 117 O 120 P 121 Q 122 R	0	077	?				
102 B 103 C 104 D 105 E 106 F 107 G 110 H 111 I 112 J 113 K 114 L 115 M 116 N 117 O 120 P 121 Q 122 R	1	100	0				
103 C 104 D 105 E 106 F 107 G 110 H 111 I 112 J 113 K 114 L 115 M 116 N 117 O 120 P 121 Q 122 R	0	101	A				
104 D 105 E 106 F 107 G 110 H 111 I 112 J 113 K 114 L 115 M 116 N 116 N 117 O 120 P 121 Q 122 R	0	102	В				
105 E 106 F 107 G 110 H 111 I 112 J 113 K 114 L 115 M 116 N 117 O 120 P 121 Q	1	103	С				
106F107G110H111I112J113K114L115M116N117O120P121Q122R	0	104	D				
107 G 110 H 111 I 112 J 113 K 114 L 115 M 116 N 117 O 120 P 121 Q 122 R	1	105	E				
110 H 111 I 112 J 113 K 114 L 115 M 116 N 117 O 120 P 121 Q 122 R	1	106	F				
111 I 112 J 113 K 114 L 115 M 116 N 117 O 120 P 121 Q 122 R	0	107	G				
112 J 113 K 114 L 115 M 116 N 117 O 120 P 121 Q 122 R	0	110	Н				
 113 K 114 L 115 M 116 N 117 O 120 P 121 Q 122 R 	1						
114 L 115 M 116 N 117 O 120 P 121 Q 122 R	1	112	J				
115 M 116 N 117 O 120 P 121 Q 122 R	0	113	К				
116 N 117 O 120 P 121 Q 122 R	1	114	L				
117 0 120 P 121 Q 122 R	0	115	М				
120 P 121 Q 122 R	0	116	N				
121 Q 122 R	1	117	0				
122 R	0	120	Р				
	1	121	Q				
123 S	1	122	R				
	0	123	S				

TELETYP CODE (Contin			
Even Parity Bit	7-Bit Octal Code	Char- acter	Remarks
1	124	Т	
0	125	U	
0	126	V	
1	127	W	
1	130	Х	Repeats on Model 37.
0	131	Y	
0	132	Z	
1	133	[Shift K on Model 33 and 35.
0	134	λ	Shift L on Model 33 and 35.
1	135]	Shift M on Model 33 and 35.
1	136	≜	
0	137	, •	Repeats on Model 37.
0	140	•	Accent grave.
1	141	а	
1	142	b	
0	143	с	
1	144	d	
0	145	е	
0	146	f	
1	147	g	

Even Parity Bit	7-Bit Octal Code	Char- acter	Remarks
1	150	h	
0	151	i	
0	152	j	
1	153	k	
0	154	1	
1	155	m	
1	156	n	
0	157	0	
1	160	р	
0	161	q	
0	162	r	
1	163	S	
0	164	t	
1	165	u	
1	166	v	
0	167	W	
0	170	x	Repeats on Model 37.
1	171	У	
1	172	Z	
0	173	{	
1	174	I	

Even Parity Bit		Char- acter	Remarks
0	175	}	
0	176	~	On early versions of the Model 33 and 35, either of these codes may be generated by either the ALT MODE or ESC key.
1	177	DEL	Delete, rub out. Repeats on Model 37.
			Keys That Generate No Codes
REPT			Model 33 and 35 only: causes any other key that is struck to repeat continuously until REPT is released.
PAPER A	DVANCE		Model 37 local line feed.
LOCAL R	ETURN		Model 37 local carriage return.
LOC LF			Model 33 and 35 local line feed.
LOC CR			Model 33 and 35 local carriage return.
INTERRU	PT, BRE	AK	Opens the line (machine sends a continuous string of null characters).
PROCEED	, BRK RI	LS	Break release (not applicable).
HERE IS	3		Transmits predetermined 20-character message.



Data General Corporation, 4400 Computer Drive, Westboro, MA 01580 (617) 366-8911